Statistical timing analysis based on a timing yield model

被引:29
作者
Najm, FN [1 ]
Menezes, N [1 ]
机构
[1] Univ Toronto, Dept ECE, Toronto, ON, Canada
来源
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004 | 2004年
关键词
statistical timing analysis; timing yield; principal components;
D O I
10.1145/996566.996696
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Starting from a model of the within-die systematic variations using principal components analysis, a model is proposed for estimation of the parametric yield, and is then applied to estimation of the timing yield. Key features of these models are that they are easy to compute, they include a powerful model of within-die correlation, and they are "full-chip" models in the sense that they can be applied with ease to circuits with millions of components. As such, these models provide a way to do statistical timing analysis without the need for detailed statistical analysis of every path in the design.
引用
收藏
页码:460 / 465
页数:6
相关论文
共 19 条
[1]  
Agarwal A, 2003, DES AUT CON, P348
[2]  
AGARWAL A, 2000, INT C COMP AID DES S, P900
[3]  
Bhardwaj S, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P615
[4]  
BOWMAN KA, 2001, CICC, P229
[5]  
Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
[6]  
Devgan A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P607
[7]   Perspectives on technology and technology-driven CAD [J].
Dutton, RW ;
Strojwas, AJ .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (12) :1544-1560
[8]   Statistical circuit modeling and optimization [J].
Duvall, SG .
2000 5TH INTERNATIONAL WORKSHOP ON STATISTICAL METROLOGY, 2000, :56-63
[9]   The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits [J].
Eisele, M ;
Berthold, J ;
SchmittLandsiedel, D ;
Mahnkopf, R .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :360-368
[10]   Timing yield estimation from static timing analysis [J].
Gattiker, A ;
Nassif, S ;
Dinakar, R ;
Long, C .
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, :437-442