Self-repairing adder using fault localization

被引:28
作者
Akbar, Muhammad Ali [1 ]
Lee, Jeong-A [1 ]
机构
[1] Chosun Univ, Dept Comp Engn, Comp Syst Lab, Kwangju, South Korea
关键词
Self-checking adder; Carry-select adder; Fault localization; Self-repairing adder; Multiple faults; ERROR-DETECTION; LOW-COST; DESIGN; VLSI;
D O I
10.1016/j.microrel.2014.02.033
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we propose an area-efficient self-repairing adder that can repair multiple faults and identify the particular faulty full adder. Fault detection and recovery has been carried out using self-checking full adders that can diagnose the fault based on internal functionality, independent of a fault propagated through carry. The idea was motivated by the common design problem of fault propagation due to carry in various approaches by self-checking adders. Such a fault can create problems in detecting the particular faulty full adder, and we need to replace the entire adder when an error is detected. We apply our self-checking full adder to a carry-select adder (CSeA) and show that the resulting self-checking CSeA consumes 15% less area compared to the previously proposed self-checking CSeA approach without fault localization. After observing fault localization with reduced area overhead, we utilize the self-checking full adder in constructing a self-repairing adder. It has been observed that our proposed self-repairing 16-bit adder can handle up to four faults effectively, with an 80% probability of error recovery compared to triple modular redundancy, which can handle only a single fault at a time. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1443 / 1451
页数:9
相关论文
共 19 条
  • [1] Self-healing network for scalable fault-tolerant runtime environments
    Angskun, Thara
    Fagg, Graham
    Bosilca, George
    Pjesivac-Grbovic, Jelena
    Dongarra, Jack
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2010, 26 (03): : 479 - 485
  • [2] Ban T., 2010, 2010 8th IEEE International NEWCAS Conference (NEWCAS 2010), P269, DOI 10.1109/NEWCAS.2010.5603933
  • [3] Belgacem H, 2011, INT J COMPUT THEORY, V3
  • [4] Operand Width Aware Hardware Reuse: A low cost fault-tolerant approach to ALU design in embedded processors
    Fazeli, Mandi
    Namazi, Alireza
    Miremadi, Seyed-Ghassem
    Haghdoost, Alireza
    [J]. MICROELECTRONICS RELIABILITY, 2011, 51 (12) : 2374 - 2387
  • [5] Lizard: Energy-efficient Hard Fault Detection, Diagnosis and Isolation in the ALU
    Hong, Seokin
    Kim, Soontae
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 342 - 349
  • [6] DESIGN AND SYNTHESIS OF SELF-CHECKING VLSI CIRCUITS
    JHA, NK
    WANG, SJ
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (06) : 878 - 887
  • [7] Concurrent Error Detection Adder Based On Two Paths Output Computation
    Khedhiri, Chiraz
    Karmani, Mouna
    Hamdi, Belgacem
    Man, Ka Lok
    [J]. 2011 NINTH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS WORKSHOPS (ISPAW), 2011, : 27 - 32
  • [8] Virtual TMR Schemes Combining Fault Tolerance and Self Repair
    Koal, T.
    Ulbricht, M.
    Vierhaus, H. T.
    [J]. 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 235 - 242
  • [9] On the Feasibility of Built-in Self Repair for Logic Circuits
    Koal, Tobias
    Scheit, Daniel
    Schoelzel, Mario
    Vierhaus, Heinrich T.
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 316 - 324
  • [10] Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits
    Kshirsagar, R. V.
    Patrikar, R. M.
    [J]. MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1573 - 1577