A robust 43-GHz VCO in CMOS for OC-768SONET applications

被引:30
作者
van der Wel, AP
Gierkink, SLJ
Frye, RC
Boccuzzi, V
Nauta, B
机构
[1] Univ Twente, Mesa Res Inst, Fac EEMCS, IC Design Grp, NL-7500 AE Enschede, Netherlands
[2] Agere Syst, Wireless Circuits Res Grp, Allentown, PA 18109 USA
关键词
CMOS; OC-768; SONET; voltage-controlled oscillator;
D O I
10.1109/JSSC.2004.829970
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a 43-GHz LC-VCO in 0.13-mum CMOS for use in SONET OC-768 optical networks. A tuned output buffer is used to. provide 1.3 Vp-p (single-ended) into a 90-fF capacitive load as is required when the VCO is used in typical clock and data recovery (CDR) circuits. Phase noise is -90 dBc/Hz at a 1-MHz offset from the carrier; this meets SONET jitter specifications. The design has a tune range of 4.2%. The VCO, including output buffers, consumes 14 mA from a IN supply and occupies 0.06 mm(2) of die area. Modern CMOS process,characteristics and the high center frequency of this design mean that the tank loss is not dominated by the integrated inductor, but rather by the tank capacitance. An area-efficient inductor design that does not require any optimization is used.
引用
收藏
页码:1159 / 1163
页数:5
相关论文
共 12 条
[1]   CLOCK RECOVERY FROM RANDOM BINARY SIGNALS [J].
ALEXANDER, JDH .
ELECTRONICS LETTERS, 1975, 11 (22) :541-542
[2]  
Drakhlis B, 2001, MICROWAVES RF, V40, P109
[3]   Concepts and methods in optimization of integrated LC VCOs [J].
Ham, D ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) :896-909
[4]   A SELF CORRECTING CLOCK RECOVERY CIRCUIT [J].
HOGGE, CR .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 1985, 3 (06) :1312-1314
[5]  
Kapur S, 1998, IEEE COMPUT SCI ENG, V5, P60, DOI 10.1109/99.735896
[6]   A SIMPLE MODEL OF FEEDBACK OSCILLATOR NOISE SPECTRUM [J].
LEESON, DB .
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1966, 54 (02) :329-&
[7]   Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion [J].
Levantino, S ;
Samori, C ;
Bonfanti, A ;
Gierkink, SLJ ;
Lacaita, AL ;
Boccuzzi, V .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :1003-1011
[8]  
*OTN, 2001, G8251 ITUT
[9]   A 10-gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector [J].
Savoj, J ;
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) :761-768
[10]   Performance-optimized microstrip coupled VCOs for 40-GHz and 43-GHz OC-768 optical transmission [J].
Shaeffer, DK ;
Kudszus, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) :1130-1138