Polarity-Controllable Silicon Nanowire Transistors With Dual Threshold Voltages

被引:69
作者
Zhang, Jian [1 ]
De Marchi, Michele [1 ]
Sacchetto, Davide [2 ]
Gaillardon, Pierre-Emmanuel [1 ]
Leblebici, Yusuf [2 ]
De Micheli, Giovanni [1 ]
机构
[1] Ecole Polytech Fed Lausanne, Integrated Syst Lab, CH-1015 Lausanne, Switzerland
[2] Ecole Polytech Fed Lausanne, Microelect Syst Lab, CH-1015 Lausanne, Switzerland
基金
瑞士国家科学基金会;
关键词
Polarity; Schottky barrier; silicon nanowire; threshold voltage; CONFIGURABLE CIRCUITS; LOGIC GATES; DESIGN; CMOS;
D O I
10.1109/TED.2014.2359112
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Gate-all-around (GAA) silicon nanowires enable an unprecedented electrostatic control on the semiconductor channel that can push device performance with continuous scaling. In modern electronic circuits, the control of the threshold voltage is essential for improving circuit performance and reducing static power consumption. Here, we propose a silicon Wnanowire transistor with three independent GAA electrodes, demonstrating, within a unique device, a dynamic configurability in terms of both polarity and threshold voltage (V-T). This silicon nanowire transistor is fabricated using a vertically stacked structure with a top-down approach. Unlike conventional threshold voltage modulation techniques, the threshold control of this device is achieved by adapting the control scheme of the potential barriers at the source and drain interfaces and in the channel. Compared to conventional dual-threshold techniques, the proposed device does not tradeoff the leakage reduction at the detriment of the ON-state current, but only through a later turn-ON coming from a higher V-T. This property offers leakage control at a reduction of loss in performance. The measured characteristic demonstrates a threshold voltage difference of similar to 0.5 V between low-V-T and high-V-T configurations, while high-V-T configuration reduces the leakage current by two orders of magnitude as compared to low-V-T configuration.
引用
收藏
页码:3654 / 3660
页数:7
相关论文
共 35 条
[1]  
[Anonymous], SENT DEV US GUID VER
[2]  
[Anonymous], P INT EL DEV M
[3]  
[Anonymous], P C DES AUT TEST EUR
[4]   Band-to-band tunneling in carbon nanotube field-effect transistors [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 93 (19) :196805-1
[5]   Tunneling versus thermionic emission in one-dimensional semiconductors [J].
Appenzeller, J ;
Radosavljevic, M ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 92 (04) :4
[6]   Optimal dual-VT design in sub-100-nm PD/SOI and double-gate technologies [J].
Bansal, Aditya ;
Kim, Jae-Joon ;
Kim, Keunwoo ;
Mukhopadhyay, Saibal ;
Chuang, Ching-Te ;
Roy, Kaushik .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (05) :1161-1169
[7]   Gate length scaling and threshold voltage control of double-gate MOSFETs. [J].
Chang, L ;
Tang, S ;
King, TJ ;
Bokor, J ;
Hu, C .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :719-722
[8]   DIFFUSION LAYERS AND THE SCHOTTKY-BARRIER HEIGHT IN NICKEL SILICIDE-SILICON INTERFACES [J].
CHANG, YJ ;
ERSKINE, JL .
PHYSICAL REVIEW B, 1983, 28 (10) :5766-5773
[9]   Nanowire nanosensors for highly sensitive and selective detection of biological and chemical species [J].
Cui, Y ;
Wei, QQ ;
Park, HK ;
Lieber, CM .
SCIENCE, 2001, 293 (5533) :1289-1292
[10]  
De Marchi M., 2012, IEDM, DOI DOI 10.1109/IEDM.2012.6479004