On the Reliability of Convolutional Neural Network Implementation on SRAM-based FPGA

被引:18
|
作者
Du, Boyang [1 ]
Azimi, Sarah [1 ]
De Sio, Corrado [1 ]
Bozzoli, Ludovica [1 ]
Sterpone, Luca [1 ]
机构
[1] Politecn Torino, Dept Control & Comp Engn, Turin, Italy
来源
2019 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT) | 2019年
关键词
D O I
10.1109/dft.2019.8875362
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, topics around machine learning and artificial intelligence (AI) have (re-)gained a lot of interest due to high demand in industrial automation applications in various areas such as medical, automotive and space and the increasing computational power offered by technology advancements. One common task for these applications is object recognition/classification whose input is usually an image taken from camera and output is whether an object is present and the class of the object. In industrial pipeline, this task could be used to identify possible defects in products; in automotive application, such task could be deployed to detect pedestrians for Advanced Driver-Assistance Systems (ADAS). When the task is safety-critical as in automotive application, the reliability of the task implementation is crucial and has to be evaluated before final deployment. On the other hand, Field Programmable Gate Array (FPGA) devices are gaining increasing attention in the hardware acceleration part for machine learning applications due to their high flexibility and increasing computational power. When the SRAM-based FPGA is considered, Single Event Upset (SEU) in configuration memory induced by radiation particle is one of the major concerns even at sea level. In this paper, we present the fault injection results on a Convolutional Neural Network (CNN) implementation on Xilinx SRAM-based FPGA which demonstrate that though there exists built-in redundancy in CNN implementation one SEU in configuration memory can still impact the task execution results while the possibility of Single Event Multiple Upsets (SEMU) must also be taken into consideration.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] An SRAM-based implementation of a convolutional neural network
    Wang, Runchun
    Cohen, Gregory
    Thakur, Chetan Singh
    Tapson, Jonathan
    van Schaik, Andre
    PROCEEDINGS OF 2016 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2016, : 560 - 563
  • [2] Reliability of a Softcore Processor in a Commercial SRAM-Based FPGA
    Rollins, Nathaniel H.
    Wirthlin, Michael J.
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 171 - 174
  • [3] SEU Susceptibility Analysis of a Feedforward Neural Network implemented in a SRAM-based FPGA
    Lopes, Israel C.
    Kastensmidt, Fernanda Lima
    Susin, Altamiro Amadeu
    2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [4] Soft Error Reliability Prediction of SRAM-based FPGA Designs
    Vacca, Eleonora
    Azimi, Sarah
    De Sio, Corrado
    Portaluri, Andrea
    Rizzieri, Daniele
    Sterpone, Luca
    Codinachs, David Merodio
    Poivey, Christian
    2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS, 2022, : 257 - 260
  • [5] An SRAM-based FPGA architecture
    Gould, S
    Worth, B
    Clinton, K
    Millham, E
    Keyser, F
    Palmer, R
    Hartman, S
    Zittritsch, T
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 243 - 246
  • [6] An Efficient BER-based Reliability Method For SRAM-based FPGA
    Sahraoui, Fouad
    Ghaffari, Fakhreddine
    Benkhelifa, Mohamed El Amine
    Granado, Bertrand
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [7] Acceleration and Implementation of Convolutional Neural Network Based on FPGA
    Wang, Enyi
    Qiu, Dehui
    PROCEEDINGS OF 2019 IEEE 7TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2019), 2019, : 321 - 325
  • [8] Reliable Implementation on SRAM-based FPGA using Evolutionary Methods
    Jahanirad, Hadi
    Mohammadi, Karim
    IETE JOURNAL OF RESEARCH, 2013, 59 (05) : 597 - 603
  • [9] FPGA Implementation of SRAM-based Ternary Content Addressable Memory
    Ullah, Zahid
    Jaiswal, Manish Kumar
    Chan, Y. C.
    Cheung, Ray C. C.
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 383 - 389
  • [10] Implementation and application of navigated place and route for an SRAM-based FPGA
    Chen, Liang
    Li, Yan
    Li, Ming
    Yu, Fang
    Liu, Zhong-Li
    Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering, 2012, 29 (03): : 217 - 223