Investigation of geometrical and doping parameter variations on GaSb/Si-based double gate tunnel FETs: A qualitative and quantitative approach for RF performance enhancement

被引:1
作者
Shanmuganathan, Poorvasha [1 ]
Balasubramanian, Lakshmi [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Chennai, Tamil Nadu, India
关键词
DG TFET; DG TFET with gate-drain overlap; GaSb; Si; RF parameters; TCAD; DESIGN; TRANSISTORS; MOSFET;
D O I
10.1002/jnm.2633
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper compares the radio frequency (RF) performance enhancement of GaSb/Si-based double gate (DG) tunnel field-effect transistors (TFETs) and DG TFETs with gate-drain overlap devices using technology computer-aided design (TCAD) simulations. The geometrical parameters taken under consideration are gate length (L-g), gate oxide thickness (t(ox)), channel thickness (t(ch)), and doping parameters are channel doping (N-ch), drain doping (N-d), and source doping (N-s). These parameters are varied to extract the RF parameters, cut-off frequency (f(t)), maximum oscillation frequency (f(max)), intrinsic gain, and admittance (Y) parameters. DG TFET with gate-drain overlap offers highest f(max) values of 977 GHz for drain doping of 1e20 cm(-3). Higher values of output resistance (R-o) results in high intrinsic gain values for DG TFET with gate-drain overlap. In terms of Y parameters, DG TFET with gate-drain overlap shows better Y-11 and Y-22 values compared with DG TFET. A quantitative model as a function of geometrical and doping parameters is modelled for all the RF parameters that validate the simulated values and predicted values.
引用
收藏
页数:12
相关论文
共 28 条
  • [1] Baral B, 2016, INT J NUMER MODEL EL, V30, P1
  • [2] Dual-Metal-Gate InAs Tunnel FET With Enhanced Turn-On Steepness and High ON-Current
    Beneventi, Giovanni Betti
    Gnani, Elena
    Gnudi, Antonio
    Reggiani, Susanna
    Baccarani, Giorgio
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (03) : 776 - 784
  • [3] Double-gate tunnel FET with high-κ gate dielectric
    Boucart, Kathy
    Mihai Ionescu, Adrian
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1725 - 1733
  • [4] Improved analog/RF performance of double gate junctionless MOSFET using both gate material engineering and drain/source extensions
    Chebaki, E.
    Djeffal, F.
    Ferhati, H.
    Bentrcia, T.
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 92 : 80 - 91
  • [5] Analyses on Small-Signal Parameters and Radio-Frequency Modeling of Gate-All-Around Tunneling Field-Effect Transistors
    Cho, Seongjae
    Lee, Jae Sung
    Kim, Kyung Rok
    Park, Byung-Gook
    Harris, James S., Jr.
    Kang, In Man
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4164 - 4171
  • [6] Dash S, 2017, INT J NUMER MODEL EL, V31, P1
  • [7] Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (≤ 50 mV/decade) at Room Temperature
    Gandhi, Ramanathan
    Chen, Zhixian
    Singh, Navab
    Banerjee, Kaustav
    Lee, Sungjoo
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 437 - 439
  • [8] Tunnel field-effect transistors as energy-efficient electronic switches
    Ionescu, Adrian M.
    Riel, Heike
    [J]. NATURE, 2011, 479 (7373) : 329 - 337
  • [9] Design and Investigation of Dielectric Engineered Dopant Segregated Schottky Barrier MOSFET With NiSi Source/Drain
    Kale, Sumit
    Kondekar, Pravin N.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (11) : 4400 - 4407
  • [10] Demonstration of L-Shaped Tunnel Field-Effect Transistors
    Kim, Sang Wan
    Kim, Jang Hyun
    Liu, Tsu-Jae King
    Choi, Woo Young
    Park, Byung-Gook
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (04) : 1774 - 1778