Low-Complexity Entirely-Overlapped Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes

被引：0

作者：

Lu, Weizhi ^{[1
]}

Ma, Piming ^{[1
]}

机构：

[1] Shandong Univ, Sch Informat Sci & Engn, Jinan 250100, Peoples R China

来源：

11TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III, PROCEEDINGS, | 2009年

关键词：

QC-LDPC codes; HUE; entirely-overlapped; partially-parallel; decoder architecture; PARITY-CHECK CODES; DESIGN;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

In this paper, we propose a low-complexity entirely-overlapped partially-parallel decoder architecture for quasi-cyclic low-density parity-check (QC-LDPC) codes. For a (c, t)-regular QC-LDPC decoder, this decoder can achieve approximate 100% hardware utilization efficiency (HUE) and entirely overlapped decoding by using only one check node process unit group (CNUG) to process c groups of check node messages sequentially. Compared with traditional partially-parallel decoder, the quantities of check node process unit (CNU), barrel shifters and counters can be decreased prominently. Moreover, it is flexible in code rate and code length.

引用

页码：969 / 973

页数：5

共 50 条

[1] Configurable Low Complexity Decoder Architecture for Quasi-Cyclic LDPC codes
Abou Zied, Sherif
Sayed, Ahmed T.
Guindi, Rafik
2013 21ST INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS (SOFTCOM 2013), 2013, : 235 - 239
[2] Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes
Wang, ZF
Jia, QW
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5786 - 5789
[3] Low complexity, memory efficient decoder architecture for Quasi-Cyclic LDPC codes
Sha, Jin
Gao, Minglun
Zhang, Zhongjin
Li, Li
Wang, Zhongfeng
WSEAS Transactions on Circuits and Systems, 2006, 5 (04): : 590 - 595
[4] Low-complexity high-speed decoder design for quasi-cyclic LDPC codes
Wang, Zhongfeng
Cui, Zhiqiang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 104 - 114
[5] A memory efficient partially parallel decoder architecture for quasi-cyclic LDPC codes
Wang, Zhongfeng
Cui, Zhiqiang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (04) : 483 - 488
[6] Partly parallel overlapped sum-product decoder architectures for quasi-cyclic LDPC codes
Chen, Ning
Dai, Yongmei
Yan, Zhiyuan
2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 220 - 225
[7] Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
Zhang, Xinmiao
Cai, Fang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (02) : 402 - 414
[8] Efficient Configurable Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes
Chen, Xiaoheng
Lin, Shu
Akella, Venkatesh
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) : 188 - 197
[9] Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes
Lin, Jun
Yan, Zhiyuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (09) : 1756 - 1761
[10] A high speed, low memory FPGA based LDPC decoder architecture for quasi-cyclic LDPC codes
Saunders, Paul
Fagan, Anthony D.
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 851 - 856

← 1 2 3 4 5 →