共 21 条
[2]
AUSTIN BL, 2001, THESIS GEORGIA TECH
[4]
Threshold voltage control in buried-channel MOSFETs
[J].
SOLID-STATE ELECTRONICS,
1997, 41 (09)
:1345-1354
[5]
30nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST,
2000,
:45-48
[7]
Alleviation of subthreshold swing and short-channel effect in buried-channel MOSFETs: The counter-doped surface-channel MOSFET structure
[J].
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS,
1996, 79 (11)
:43-50
[9]
*INT SYST ENG, 2002, ISE DESSIS REL 8 0
[10]
Lee YT, 2000, IEEE T ELECTRON DEV, V47, P2326, DOI 10.1109/16.887015