Novel SiC/Si Heterojunction Power MOSFET With Breakdown Point Transfer Terminal Technology by TCAD Simulation Study

被引:26
作者
Duan, Baoxing [1 ]
Yang, Xin [1 ]
Lv, Jianmei [1 ]
Yang, Yintang [1 ]
机构
[1] Xidian Univ, Key Lab, Minist Educ Wide Band Gap Semicond Mat & Devices, Sch Microelect, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
Breakdown point transfer (BPT); breakdown voltage (BV); heterojunction; MOSFET; specific on-resistance (R-ON; sp); BREAKING SILICON LIMIT; JUNCTION MOSFET; ON-RESISTANCE; LDMOS; OPTIMIZATION; DEVICES; REGION; VDMOS; LAYER;
D O I
10.1109/TED.2018.2849606
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The novel SiC/Si heterojunction power MOSFET has been advanced to improve the tradeoff between the breakdown voltage (BV) and specific on-resistance (R-ON, sp). The innovative terminal technology of breakdown point transfer has been applied to SiC/Si MOSFET, which transfers the breakdown point from the high electric field points to the low electric field areas and improves the BV compared with the conventional Si power MOSFET. The results have been shown by technology computer aided design simulation that the BV has been improved for SiC/Si U-MOSFET due to PBT technology. The BV of the proposed SiC/Si U-MOSFET is increased to 358 V compared with the Si U-MOSFET of 107 V with the same device parameters. The simulatedRON, sp of the SiC/Si U-MOSFET is 0.51 m Omega . cm(2) with the BV of 358 V, which is lower than that of 1.12 m Omega . cm(2) with the BV of 107 V for the conventional Si U-MOSFET. The important law is discovered that the high BV and low R-ON, sp can be obtained simultaneously for SiC/Si U-MOSFET when the depth of the trench oxide layer is increased, which cannot be taken into account in the conventional Si U-MOSFET. Therefore, the silicon and superjunction VDMOS (double-diffused MOSFET) limits had been broken for SiC/Si U-MOSFET. The influences of the different interface charge (acceptorlike and donorlike) have been analyzed for SiC/Si VDMOS and SiC/Si U-MOSFET.
引用
收藏
页码:3388 / 3393
页数:6
相关论文
共 35 条
[1]  
APPELS JA, 1980, PHILIPS J RES, V35, P1
[2]  
Araki R., 2011, 2011 International Meeting for Future of Electron Devices (IMFEDK), P68, DOI 10.1109/IMFEDK.2011.5944848
[3]  
Baliga B. J., 2010, Fundamentals of Power Semiconductor Devices
[4]  
Baliga BJ, 2005, SILICON RF POWER MOSFETS, P1, DOI 10.1142/9789812569325
[5]   Theoretical Analyses of Complete 3-D Reduced Surface Field LDMOS With Folded-Substrate Breaking Limit of Superjunction LDMOS [J].
Cao, Zhen ;
Duan, Baoxing ;
Cai, Hai ;
Yuan, Song ;
Yang, Yintang .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) :4865-4872
[6]   Comparative Study of RESURF Si/SiC LDMOSFETs for High-Temperature Applications Using TCAD Modeling [J].
Chan, C. W. ;
Li, F. ;
Sanchez, A. ;
Mawby, P. A. ;
Gammon, P. M. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) :3713-3718
[7]   Analysis of Linear-Doped Si/SiC Power LDMOSFETs Based on Device Simulation [J].
Chan, Chunwa ;
Mawby, Philip A. ;
Gammon, Peter M. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (06) :2442-2448
[8]   Study of a novel Si/SiC hetero-junction MOSFET [J].
Chen, L. ;
Guy, O. J. ;
Jennings, M. R. ;
Igic, P. ;
Wilks, S. P. ;
Mawby, P. A. .
SOLID-STATE ELECTRONICS, 2007, 51 (05) :662-666
[9]  
Chen XB, 2001, IEEE T ELECTRON DEV, V48, P344
[10]   A Vertical Power MOSFET With an Interdigitated Drift Region Using High-k Insulator [J].
Chen, Xingbi ;
Huang, Mingmin .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) :2430-2437