Evaluating the Impact of Job Scheduling and Power Management on Processor Lifetime for Chip Multiprocessors

被引:0
作者
Coskun, Ayse K. [1 ]
Strong, Richard [1 ]
Tullsen, Dean M. [1 ]
Rosing, Tajana Simunic [1 ]
机构
[1] Univ Calif San Diego, San Diego, CA 92103 USA
来源
SIGMETRICS/PERFORMANCE'09, PROCEEDINGS OF THE 2009 JOINT INTERNATIONAL CONFERENCE ON MEASUREMENT AND MODELING OF COMPUTER SYSTEMS | 2009年 / 37卷 / 01期
关键词
RELIABILITY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Temperature-induced reliability issues are among the major challenges for multicore architectures. Thermal hot spots and thermal cycles combine to degrade reliability. This research presents new reliability-aware job scheduling and power management approaches for chip multiprocessors. Accurate evaluation of these policies requires a novel simulation framework that can capture architecture-level effects over tens of seconds or longer, while also capturing thermal interactions among cores resulting from dynamic scheduling policies. Using this framework and a set of new thermal management policies, this work shows that techniques that offer similar performance, energy, and even peak temperature can differ significantly in their effects on the expected processor lifetime.
引用
收藏
页码:169 / 180
页数:12
相关论文
共 35 条
[1]  
[Anonymous], CSTR971342 U WISC
[2]  
[Anonymous], 2002, ASPLOS
[3]  
[Anonymous], 2006, HPL200686
[4]  
BIESBROUCK MV, 2004, INT S PERF AN SYST S, P45
[5]  
BINKERT NL, 2003, COMPUTER ARCHITECTUR
[6]  
BOSE P, 2003, WORKSH POW AW COMP S
[7]  
Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI 10.1109/ISCA.2000.854380
[8]   Dynamic thermal management for high-performance microprocessors [J].
Brooks, D ;
Martonosi, M .
HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, :171-182
[9]  
CHANG J, 2007, ACM INT C SUP, P242
[10]  
Coskun AK, 2007, DES AUT TEST EUROPE, P1659