Accurate Lifetime Estimation of Sub-20-nm NAND Flash Memory

被引:28
|
作者
Lee, Kyunghwan [1 ]
Kang, Myounggon [2 ]
Hwang, Yuchul [3 ]
Shin, Hyungcheol [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Interuniv Semicond Res Ctr, Seoul 151742, South Korea
[2] Korea Natl Univ Transportat, Dept Elect Engn, Chungju 380702, South Korea
[3] Samsung Elect Co Ltd, Memory Div, Prod Qual Assurance Team, Hwasung 445701, South Korea
关键词
Activation energy (E-a); Arrhenius model; contribution rate (CR); criterion of Delta V-th_Total; lifetime estimation; multilevel cell NAND flash memory; program/erase cycling times; retention time; INTERFACE-TRAP GENERATION; FAILURE MECHANISMS; RETENTION CHARACTERISTICS; ACTIVATION-ENERGY; DEGRADATION; MODEL; DEPENDENCE; TIME;
D O I
10.1109/TED.2015.2509004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Previously, we developed a charge loss/gain model for NAND flash memory, which is taking into account various failure mechanisms. In addition, we extracted all the parameters of the new model in the highest (PV3) and lowest states (ERS). In this paper, however, the physical information for the parameters and the whole procedure of the parameter extraction are covered in detail. We also extracted the contribution rate (CR) of dominant mechanisms at the criterion of vertical bar Delta V-th_Total vertical bar according to the baking temperature. The results give the physical reason for abnormal retention behaviors such as apparent activation energy (E-aa) roll-off at the PV3 state and negative E-aa at the ERS state. Using the proposed method, we extracted the accurate lifetime at room temperature in all states (PV3, PV2, PV1, and ERS). A large gap was observed in the results of the lifetime estimation, which were extracted by the conventional Arrhenius model and the proposed model. Since the proposed model takes into account the retention characteristics for various mechanisms, this model provides a much more accurate prediction for the lifetime.
引用
收藏
页码:659 / 667
页数:9
相关论文
共 50 条
  • [1] Hybrid Floating Gate Cell for Sub-20-nm NAND Flash Memory Technology
    Blomme, P.
    Cacciato, A.
    Wellekens, D.
    Breuil, L.
    Rosmeulen, M.
    Kar, G. S.
    Locorotondo, S.
    Vrancken, C.
    Richard, O.
    Debusschere, I.
    Van Houdt, J.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 333 - 335
  • [2] Accurate Compact Modeling for Sub-20-nm nand Flash Cell Array Simulation Using the PSP Model
    Jeon, Jongwook
    Park, Il Han
    Kang, Myounggon
    Hahn, Wookghee
    Choi, Kihwan
    Yun, Sunghee
    Yang, Gi-Young
    Lee, Keun-Ho
    Park, Young-Kwan
    Chung, Chilhee
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3503 - 3509
  • [3] Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory
    Parnell, Thomas
    Papandreou, Nikolaos
    Mittelholzer, Thomas
    Pozidis, Haralampos
    2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 2351 - 2356
  • [4] SIGNAL PROCESSING TECHNIQUES FOR RELIABILITY IMPROVEMENT OF SUB-20NM NAND FLASH MEMORY
    Lee, Dong-hwan
    Kim, Jonghong
    Sung, Wonyong
    2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 318 - 323
  • [5] Probability Level Dependence of Failure Mechanisms in Sub-20 nm NAND Flash Memory
    Kang, Duckseoung
    Lee, Kyunghwan
    Kang, Myounggon
    Seo, Seongjun
    Li, Dong Hua
    Hwang, Yuchul
    Shin, Hyungcheol
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 348 - 350
  • [6] Analysis of Failure Mechanisms in Erased State of Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Kang, Duckseoung
    Shin, Hyungcheol
    Kwon, Sangjin
    Kim, Shinhyung
    Hwang, Yuchul
    PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 58 - 61
  • [7] Analysis of read disturbance mechanism in retention of sub-20 nm NAND flash memory
    Kang, Duckseoung
    Lee, Kyunghwan
    Kwon, Sangjin
    Kim, Shinhyung
    Hwang, Yuchul
    Shin, Hyungcheol
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [8] Lithography for sub-20-nm processes
    Chatterjee, Pallab
    EDN, 2011, 56 (01) : 21 - 21
  • [9] Deep Understanding of Retention Characteristics in Various Conditions in Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Kang, Myounggon
    Shin, Hyungcheol
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 3155 - 3159
  • [10] Device Considerations of Planar NAND Flash Memory for Extending towards Sub-20nm Regime
    Park, Youngwoo
    Lee, Jaeduk
    2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 1 - 4