Clock jitter in direct RF and IF sampling wireless receivers

被引：3

作者：

Chalvatzis, T. ^{[1
]}

Gagnon, E.

Wight, J. S.

机构：

[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada

[2] Nortel Networks, Ottawa, ON, Canada

[3] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada

来源：

IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2006年 / 153卷 / 04期

关键词：

D O I：

10.1049/ip-cds:20050154

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The effect of clock jitter on sampling systems is investigated. Analytical expressions are derived for the signal-to-noise ratio (SNR) of an ideal analogue-to-digital converter (ADC). The SNR expressions are based on the autocorrelation function properties of stationary random signals. The power spectral density (PSD) of the analysed signals is baseband/bandpass rectangular and bandpass raised cosine. System level simulations show that the SNR depends on the signal frequency rather than the bandwidth for direct RF and IF sampling. Special focus is given to direct sampling systems with raised cosine PSD (IS-95) in the presence of a blocking signal.

引用

页码：346 / 350

页数：5

共 8 条

[1] *ANSI, ANSITIAEIA97D2001
[2] ON THE PROBLEM OF TIME JITTER IN SAMPLING
BALAKRISHNAN, AV
[J]. IRE TRANSACTIONS ON INFORMATION THEORY, 1962, 8 (03): : 226 - 236
[3] BRANNON B, 1998, AN501 AN DEV
[4] CHALVATZIS T, 2003, THESIS CARLETON U CA
[5] On the jitter requirements of the sampling clock for analog-to-digital converters
Da Dalt, N
Harteneck, M
Sandner, C
Wiesbauer, A
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2002, 49 (09): : 1354 - 1360
[6] TIMING JITTER IN DIGITAL FILTERING OF ANALOG SIGNALS
LIU, B
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1975, CA22 (03): : 218 - 223
[7] *MATH WORKS INC, 2002, SIM VERS 5 0
[8] JITTER ANALYSIS OF HIGH-SPEED SAMPLING SYSTEMS
SHINAGAWA, M
AKAZAWA, Y
WAKIMOTO, T
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 220 - 224

← 1 →