Effective implementations of multi-dimensional radix-2 FFT

被引：3
作者：
Yamamoto, S [1 ]
机构：
[1] Univ Tokyo, Dept Appl Phys, Bunkyo Ku, Tokyo 1138656, Japan
来源：
COMPUTER PHYSICS COMMUNICATIONS | 2000年 / 125卷 / 1-3期
关键词：
FFT; multi-dimension; radix-2; RISC; vector super computer;
D O I：
10.1016/S0010-4655(99)00456-7
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
The Fast Fourier Transform (FFT), is well known as a fast method for the Discrete Fourier Transform (DFT), and the calculation time is in proportion to N log N, where N is the system size. But unfortunately, inappropriate implementation with no care for the structure of the target machine increases the proportional coefficient by a factor of 10. We propose effective implementations in the case of multi-dimensional radix-2 FFT for the recent RISC workstation and the vector-type supercomputer, respectively. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：1 / 7
页数：7
相关论文
共 50 条
  • [21] Reusing Smaller Optimized FFT Blocks for the Realization of Larger Power-Efficient Radix-2 FFTs
    Ghissoni, Sidinei
    Costa, Eduardo
    Reis, Ricardo
    PROCEEDINGS 2015 25TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2015, : 169 - 176
  • [22] Radix-2 decimation-in-frequency algorithm for the computation of the real-valued FFT
    Sekhar, BR
    Prabhu, KMM
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (04) : 1181 - 1184
  • [23] A Highly Accurate Current Mode Analog Implementation of Radix-2 FFT/IFFT Processor
    Ganguly, Anirban
    Chakraborty, Anirban
    Banerjee, Ayan
    PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), 2018, : 90 - 94
  • [24] FFT Radix-2 and Radix-4 FPGA Acceleration Techniques Using HLS and HDL for Digital Communication Systems
    Akkad, Ghattas
    Mansour, Ali
    ElHassan, Bachar
    Le Roy, Frederic
    Najem, Mohamad
    2018 IEEE INTERNATIONAL MULTIDISCIPLINARY CONFERENCE ON ENGINEERING TECHNOLOGY (IMCET), 2018,
  • [25] Design and Power Measurement of Different Points FFT using Radix-2 Algorithm for FPGA Implementation
    Patrikar, Mayura
    Tehre, Vaishali
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 190 - 195
  • [26] Design of power efficient butterflies from Radix-2 DIT FFT using adder compressors with a new XOR gate topology
    Fonseca, Mateus Beck
    Cesar da Costa, Eduardo A.
    Martins, Joao B. S.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 945 - 954
  • [27] ASIC design of 4K-point RADIX-2 FFT in 0.18 µm CMOS technology
    Jain P.
    Mallik D.
    Gill S.S.
    Chawla P.
    International Journal of Information Technology, 2020, 12 (4) : 1427 - 1433
  • [28] A novel addressing algorithm of radix-2 FFT using single-bank dual-port memory
    Kaya, Zeynep
    Seke, Erol
    CIRCUIT WORLD, 2022, 48 (01) : 64 - 70
  • [29] Low-Power High-Speed Radix-2 DIT FFT Suitable for AAC/DRA Audio Decoding
    Wang, Yiyuan
    Li, Ping
    Wang, Yiwen
    Li, Hui
    2009 INTERNATIONAL SYMPOSIUM ON COMPUTER NETWORK AND MULTIMEDIA TECHNOLOGY (CNMT 2009), VOLUMES 1 AND 2, 2009, : 153 - 156
  • [30] Comparative Analysis of Radix-2, Radix-4, Radix-8 CORDIC Processors
    Rudagi, Jayashri
    Subbaraman, Shaila
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS (ICICI 2017), 2017, : 378 - 382
12345