The design of the PROMIS compiler

被引:0
|
作者
Saito, H
Stavrakos, N
Carroll, S
Polychronopoulos, C
Nicolau, A
机构
[1] Univ Illinois, Ctr Supercomp Res & Dev, Urbana, IL 61801 USA
[2] Univ Calif Irvine, Dept Informat & Comp Sci, Irvine, CA 92697 USA
来源
COMPILER CONSTRUCTION | 1999年 / 1575卷
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
PROMIS is a multilingual, parallelizing, and retargetable compiler with an integrated frontend and backend operating on a single unified/universal intermediate representation This paper describes the organization and the major features of the PROMIS compiler. PROMIS exploits multiple levels of static and dynamic parallelism, ranging from task- and loop-level parallelism to instruction-level parallelism, based on a target architecture description. The frontend and the backend are integrated through a unified internal representation common to the high-level, the low-level, and the instruction-level analyses and transformations. The unified internal representation propagates hard to compute dependence information from the semantic rich frontend through the backend down to the code generator. Based on conditional algebra, the symbolic analyzer provides control sensitive and interprocedural information to the compiler. This information is used by other analysis and transformation passes to achieve highly optimized code. Symbolic analysis also helps statically quantify the effectiveness of transformations. The graphical user interface assists compiler development as well as application performance tuning.
引用
收藏
页码:214 / 228
页数:15
相关论文
共 50 条
  • [21] The design and implementation of the YAP compiler: An optimizing compiler for logic programming languages
    da Silva, Anderson Faustino
    Costa, Vitor Santos
    LOGIC PROGRAMMING, PROCEEDINGS, 2006, 4079 : 461 - 462
  • [22] Automatic granularity selection and OpenMP directive generation via Extended Machine Descriptors in the PROMIS parallelizing compiler
    Ko, Walden
    Polychronopoulos, Constantine D.
    OPENMP SHARED MEMORY PARALLEL PROGRAMMING, PROCEEDINGS, 2008, 4315 : 207 - +
  • [23] C compiler design for a network processor
    Wagner, J
    Leupers, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (11) : 1302 - 1308
  • [24] MODULE COMPILER TECHNOLOGY FOR LSI DESIGN
    MIKAMI, H
    YUTANI, T
    YANAGIDA, O
    NAMIHIRA, Y
    UEDA, Y
    MICHISAKA, N
    MORIMOTO, K
    INUFUSHI, T
    SHARP TECHNICAL JOURNAL, 1989, (41): : 47 - 50
  • [25] Teaching Compiler Construction and Language Design
    Ruckert, Martin
    SIGCSE 2007: PROCEEDINGS OF THE THIRTY-EIGHTH SIGCSE TECHNICAL SYMPOSIUM ON COMPUTER SCIENCE EDUCATION, 2007, : 435 - 439
  • [26] THE V COMPILER - AUTOMATING HARDWARE DESIGN
    BERSTIS, V
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (02): : 8 - 17
  • [27] THE VLSI SILICON COMPILER DESIGN PROCESS
    WEST, RMP
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : A118 - A123
  • [28] A COMPILER DESIGN FOR A PROGRAMMABLE CNN ACCELERATOR
    Qian, Jiadong
    Huang, Zhongcheng
    Wang, Lingli
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [29] Language and compiler design for streaming applications
    Amarasinghe, S
    Gordon, MI
    Karczmarek, M
    Lin, J
    Maze, D
    Rabbah, RM
    Thies, W
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2005, 33 (2-3) : 261 - 278
  • [30] Compiler design issues for embedded processors
    Leupers, R
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (04): : 51 - 58