Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology

被引：0
|
作者：
Garapati, Durga Prasad [1 ]
Jegathesan, V [2 ]
Nalli, Praveen Kumar [1 ]
Bhukya, Ramu [1 ]
Bharathi, Bommina Sravani Vijaya [1 ]
Duvvuri, S. S. S. R. Sarathbabu [1 ]
机构：
[1] Shri Vishnu Engn Coll Women Autonomous Bhimavaram, Dept EEE, Bhimavaram, India
[2] Karunya Inst Technol & Sci, Dept EEE, Coimbatore, Tamil Nadu, India
来源：
2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON) | 2018年
关键词：
Multilevel Inverter; Photovoltaic; Reduced Switch; Total Harmonic Distortion; CONVERTERS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Multilevel inverter plays a crucial role in industrial applications. The performance of cascaded multilevel inverter (CMLI) with reduced switch count is analyzed in this paper. If the switches have been increased the switching loss and THD will increase. The preferred topology is simulated for seven level and fifteen level by considering isolated DC source and PV. The reduced % THD is identified compare to other topologies. Four switches continuously working at fundamental switching frequency is considered as one of the advantage of the topology.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] A New Series Connected Switched Sources Based Multilevel Inverter Topology with Reduced Device Count
    Patra, Manas
    Majumder, Mriganka Ghosh
    Das, Bikram
    Chakraborti, Abanishwar
    Kasari, Prabir Ranjan
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [22] New cascaded multilevel inverter topology with minimum number of switches
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) : 2761 - 2767
  • [23] A Direct-Connected Hybrid Cascaded Multilevel Inverter Topology
    Noman, Abdullah M.
    Alolah, Abdulrahman, I
    Al-Shamma'a, Abdullrahman A.
    Alkuhayli, Abdulaziz A.
    IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 1154 - 1159
  • [24] An improved topology of cascaded multilevel inverter with low switch count
    Das B.
    Patra M.
    Chatterjee D.
    Bhattacharya A.
    International Journal of Power Electronics, 2020, 12 (01) : 1 - 29
  • [25] A Modified Switched-Diode Topology for Cascaded Multilevel Inverters
    Karasani, Raghavendra Reddy
    Borghate, Vijay B.
    Meshram, Prafullachandra M.
    Suryawanshi, H. M.
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (05) : 1706 - 1715
  • [26] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Memon, Mudasir Ahmed
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
  • [27] A New Topology for Cascaded Multilevel Inverter to Generate More Voltage Levels with a Reduced Count of Power Switches
    Ranjbarizad, Vida
    Aalami, Mohammadamin
    Babaei, Ebrahim
    2019 4TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND THEIR APPLICATIONS (ICPEA), 2019,
  • [28] Analysis of Switches Blocking Voltages in A Voltage Taps Based Cascaded Multilevel Inverter Topology
    Mohamad, A. Syukri
    Radzi, Mohd Amran Mohd
    Mailah, Nashiren Farzilah
    Othman, Mohammad Lutfi
    2017 3RD IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2017, : 27 - 31
  • [29] A New Multilevel Inverter Using Switched Capacitor Unit with Reduced Components
    Venugopal, P.
    Sumathi, V.
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2017, 2018, 668 : 665 - 674
  • [30] A Four-Legged H-Bridge Inverter Topology for Cascaded Multilevel Inverter
    Munib, Muhammad
    Qureshi, Khurram Karim
    Gu, Jason
    Asad, Muhammad Usman
    Butt, Naureen
    Farooq, Umar
    2021 4TH INTERNATIONAL SYMPOSIUM ON ADVANCED ELECTRICAL AND COMMUNICATION TECHNOLOGIES (ISAECT), 2021,
12345