Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology

被引：0
|
作者：
Garapati, Durga Prasad [1 ]
Jegathesan, V [2 ]
Nalli, Praveen Kumar [1 ]
Bhukya, Ramu [1 ]
Bharathi, Bommina Sravani Vijaya [1 ]
Duvvuri, S. S. S. R. Sarathbabu [1 ]
机构：
[1] Shri Vishnu Engn Coll Women Autonomous Bhimavaram, Dept EEE, Bhimavaram, India
[2] Karunya Inst Technol & Sci, Dept EEE, Coimbatore, Tamil Nadu, India
来源：
2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON) | 2018年
关键词：
Multilevel Inverter; Photovoltaic; Reduced Switch; Total Harmonic Distortion; CONVERTERS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Multilevel inverter plays a crucial role in industrial applications. The performance of cascaded multilevel inverter (CMLI) with reduced switch count is analyzed in this paper. If the switches have been increased the switching loss and THD will increase. The preferred topology is simulated for seven level and fifteen level by considering isolated DC source and PV. The reduced % THD is identified compare to other topologies. Four switches continuously working at fundamental switching frequency is considered as one of the advantage of the topology.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches
    Sravani, E.
    Reddy, N. Ravi Sankar
    2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
  • [2] Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter
    Nagarajan, R.
    Saravanan, M.
    JOURNAL OF POWER ELECTRONICS, 2014, 14 (01) : 48 - 60
  • [3] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources
    Hosseini, Seyed Hossein
    Farakhor, Amir
    Haghighian, Saeideh Khadem
    2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
  • [4] Cascaded Multilevel Inverter Topology Based on Cascaded H-Bridge Multilevel Inverter
    Noman, Abdullah M.
    Al-Shamma'a, Abdullrahman A.
    Addoweesh, Khaled E.
    Alabduljabbar, Ayman A.
    Alolah, Abdulrahman I.
    ENERGIES, 2018, 11 (04)
  • [5] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [6] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
  • [7] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637
  • [8] A Novel Three Phase Cascaded Multilevel Inverter Topology
    Hasan, Md Mubashwar
    Abu-Siada, A.
    2016 IEEE INDUSTRIAL ELECTRONICS AND APPLICATIONS CONFERENCE (IEACON), 2016, : 31 - 35
  • [9] Improved Topology of Symmetrical Multilevel Inverter With Reduced Number of Switching Devices
    Hamidi, Muhammad Najwan
    Ishak, Dahaman
    Zainuri, Muhammad Ammirul Atiqi Mohd
    2019 IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2019, : 218 - 223
  • [10] A Novel Structure of Cascaded Multilevel Inverter with Reduced Device Count
    Maity, Saikat Kumar
    Roy, Tapas
    Saha, Diptish
    2017 IEEE CALCUTTA CONFERENCE (CALCON), 2017, : 382 - 386
12345