AVS video decoder system modeling and design based on SystemC

被引:0
|
作者
Chen Mei Fen [1 ]
Zhou Jian Yang [1 ]
Liu Xiao Wei [1 ]
Yin Hui Qing [2 ]
机构
[1] Xiamen Univ, Dept Elect Engn, Xiamen, Peoples R China
[2] Xiamen overseas Chinese elect corp, Xiamen, Peoples R China
来源
2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION | 2008年
关键词
AVS; SystemC; video decoder; system design;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents the major techniques of AVS video decoder and the design methodology using the new generation system design language-SystemC. We model the AVS video decoder with SystemC on three levels. The algorithm modeling realizes the division of each module; the system schedule design adds timing sequence information, schedule information and interface design to the system; the parallel modeling between modules improves the speed of system. Through the modeling of these three levels, we have realized AVS video decoder with SystemC, which can decode AVS compressed dataflow correctly.
引用
收藏
页码:382 / +
页数:2
相关论文
共 50 条
  • [1] An AVS Video Decoder Design and Implementation Based On Parallel Algorithm
    Sui, Chunchun
    Wang, Ning
    Chen, Ling
    Cao, Xixin
    12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2, 2010, : 1606 - 1609
  • [2] VLD Design for AVS Video Decoder
    Liu Wei
    Chen Yong-en
    WKDD: 2009 SECOND INTERNATIONAL WORKSHOP ON KNOWLEDGE DISCOVERY AND DATA MINING, PROCEEDINGS, 2009, : 648 - 651
  • [3] Research and Design of AVS Video Decoder Bit Rate Control
    Xiong, Jiang
    Yi, Qingming
    Shi, Min
    ADVANCES IN ENERGY SCIENCE AND TECHNOLOGY, PTS 1-4, 2013, 291-294 : 2913 - 2916
  • [4] VLD Design for AVS and H.264 Dual Standards Video Decoder
    Liu Wei
    Chen Yong-en
    Wang Peng
    2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 2112 - 2114
  • [5] A Reduced Memory AVS Decoder for Compressed HD Video
    Nie, Zhengang
    2018 11TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, BIOMEDICAL ENGINEERING AND INFORMATICS (CISP-BMEI 2018), 2018,
  • [6] A novel hardware/software partitioning for SIMD-based real-time AVS video decoder
    Chen, Liwei
    Cong, Ming
    Huang, Jing
    Li, Ling
    Liu, Hongwei
    Qian, Cheng
    MULTIMEDIA TOOLS AND APPLICATIONS, 2014, 71 (03) : 1651 - 1671
  • [7] A novel hardware/software partitioning for SIMD-based real-time AVS video decoder
    Liwei Chen
    Ming Cong
    Jing Huang
    Ling Li
    Hongwei Liu
    Cheng Qian
    Multimedia Tools and Applications, 2014, 71 : 1651 - 1671
  • [8] A new video surveillance system based on AVS
    Wu, Tingwan
    Chen, Chaofeng
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING AND PATTERN RECOGNITION IN INDUSTRIAL ENGINEERING, 2010, 7820
  • [9] Implementation of the AVS Video Decoder on a Heterogeneous Dual-Core SIMD Processor
    Koziri, Maria
    Zacharis, Dimitrios
    Katsavounidis, Ioannis
    Bellas, Nikos
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 673 - 681
  • [10] An AVS HDTV video decoder architecture employing efficient HW/SW partitioning
    Jia, Huizhu
    Zhang, Peng
    Xie, Don
    Gao, Wen
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (04) : 1447 - 1453