An OCP compliant network adapter for GALS-based SoC design using the MANGO Network-on-Chip

被引:12
作者
Bjerregaard, Tobias [1 ]
Mahadevan, Shankar [1 ]
Olsen, Rasmus Grondahl [1 ]
Sparso, Jens [1 ]
机构
[1] Tech Univ Denmark, DK-2800 Lyngby, Denmark
来源
2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2005年
关键词
D O I
10.1109/ISSOC.2005.1595670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The demand for IP reuse and system level scalability in System-on-Chip (SoC) designs is growing. Network-on-chip (NoC) constitutes a viable solution space to emerging SoC design challenges. In this paper we describe an OCP compliant network adapter (NA) architecture for the MANGO NoC The AA decouples communication and computation, providing memory-mapped OCP transactions based on primitive message-passing services of the network. Also, it facilitates GALS-type systems, by adapting to the clockless network. This helps leverage a modular SoC design flow. We evaluate performance and cost of 0.13 mu m CMOS standard cell instantiations of the architecture.
引用
收藏
页码:171 / 174
页数:4
相关论文
共 11 条
[1]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[2]  
BJERREGAARD T, 2005, P DES AUT TEST EUR C
[3]  
BJERREGAARD T, 2005, P 11 IEEE INT S ADV
[4]  
CHAPIRO DM, 1984, THESIS STANFORD U
[5]   Miller and noise effects in a synchronizing flip-flop [J].
Dike, C ;
Burton, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) :849-855
[6]  
GINOSAR R, 2003, P 9 INT S ASYNCHR CI
[7]  
Jantsch A, 2003, NETWORKS ON CHIP, P3
[8]   System-level design: Orthogonalization of concerns and platform-based design [J].
Keutzer, K ;
Malik, S ;
Newton, AR ;
Rabaey, JM ;
Sangiovanni-Vincentelli, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (12) :1523-1543
[9]  
RADULESCU A, 2004, P 2004 DES AUT TEST
[10]  
Sgroi M, 2001, DES AUT CON, P667, DOI 10.1109/DAC.2001.935591