Taylor expansion diagrams: A canonical representation for verification of data flow designs

被引:31
作者
Ciesielski, Maciej [1 ]
Kalla, Priyank
Askar, Serkan
机构
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
[2] Univ Utah, Dept Elect & Comp Engn, Salt Lake City, UT 84112 USA
基金
美国国家科学基金会;
关键词
register transfer level-design aids; verification; arithmetic and logic structures-verification; symbolic and algebraic manipulation;
D O I
10.1109/TC.2006.153
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A Taylor Expansion Diagram (TED) is a compact, word-level, canonical representation for data flow computations that can be expressed as multivariate polynomials. TEDs are based on a decomposition scheme using Taylor series expansion that allows one to model word-level signals as algebraic symbols. This power of abstraction, combined with the canonicity and compactness of TED, makes it applicable to equivalence verification of dataflow designs. The paper describes the theory of TEDs and proves their canonicity. It shows how to construct a TED from an HDL design specification and discusses the application of TEDs in proving the equivalence of such designs. Experiments were performed with a variety of designs to observe the potential and limitations of TEDs for dataflow design verification. Application of TEDs to algorithmic and behavioral verification is demonstrated.
引用
收藏
页码:1188 / 1201
页数:14
相关论文
共 60 条
  • [1] BAHAR I, 1993, P IEEE ACM ICCAD 93, P188
  • [2] BIOUL G, 1972, PHILIPS RES REP, V27, P1
  • [3] BRACE KS, 1990, P 27 ACM IEEE DES AU, P40
  • [4] BRAYTON RK, 1996, COMPUTER AIDED VERIF
  • [5] BRINKMANN R, 2002, P AS S PAC DES AUT C
  • [6] Brown F.M., 1990, BOOLEAN REASONING
  • [7] BRYANT R, 2002, P INT C COMP AID VER
  • [8] Bryant R. E., 2001, ACM Transactions on Computational Logic, V2, P1
  • [9] BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
  • [10] BRYANT RE, 1995, DES AUT CON, P535