FPGA Implementation of a Dense Optical Flow Algorithm Using Altera OpenCL SDK

被引:1
作者
Ulutas, Umut [1 ]
Tosun, Mustafa [1 ]
Levent, Vecdi Emre [1 ]
Buyukaydin, Duygu [2 ]
Akgun, Toygar [2 ]
Ugurdag, H. Fatih [1 ]
机构
[1] Ozyegin Univ, Istanbul, Turkey
[2] UGES, ASELSAN, Ankara, Turkey
来源
ICT INNOVATIONS 2017: DATA-DRIVEN INNOVATION | 2017年 / 778卷
关键词
Altera SDK for OpenCL; FPGA; High-Level Synthesis; Dense optical flow;
D O I
10.1007/978-3-319-67597-8_9
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
FPGA acceleration of compute-intensive algorithms is usually not regarded feasible because of the long Verilog or VHDL RTL design efforts they require. Data-parallel algorithms have an alternative platform for acceleration, namely, GPU. Two languages are widely used for GPU programming, CUDA and OpenCL. OpenCL is the choice of many coders due to its portability to most multi-core CPUs and most GPUs. OpenCL SDK for FPGAs and High-Level Synthesis (HLS) in general make FPGA acceleration truly feasible. In data-parallel applications, OpenCL based synthesis is preferred over traditional HLS as it can be seamlessly targeted to both GPUs and FPGAs. This paper shares our experiences in targeting a demanding optical flow algorithm to a high-end FPGA as well as a high-end GPU using OpenCL. We offer throughput and power consumption results on both platforms.
引用
收藏
页码:89 / 101
页数:13
相关论文
共 50 条
[41]   FPGA-based Hardware Implementation of Optical Flow Constraint Equation of Horn and Schunck [J].
Rustam, Ruzali ;
Hamid, Nor Hisham ;
Hussin, Fawnizu Azmadi .
2012 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS), VOLS 1-2, 2012, :790-794
[42]   Efficient Hardware Implementation of the Horn-Schunck Algorithm for High-Resolution Real-Time Dense Optical Flow Sensor [J].
Komorkiewicz, Mateusz ;
Kryjak, Tomasz ;
Gorgon, Marek .
SENSORS, 2014, 14 (02) :2860-2891
[43]   FPGA implementation of dynamically reconfigurable IoT security module using algorithm hopping [J].
Soliman, Shady ;
Jaela, Mohammed A. ;
Abotaleb, Abdelrhman M. ;
Hassan, Youssef ;
Abdelghany, Mohamed A. ;
Abdel-Hamid, Amr T. ;
Salama, Khaled N. ;
Mostafa, Hassan .
INTEGRATION-THE VLSI JOURNAL, 2019, 68 :108-121
[44]   FPGA implementation of a non-binary LDPC decoder using the EMS algorithm [J].
He G. ;
Bai B. ;
Li B. ;
Lin W. .
Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2011, 38 (05) :27-33
[45]   Trajectory Optimization Using Algorithm and Its Implementation on FPGA for Real Time System [J].
Miyamoto, Shintaro ;
Yonemoto, Koichi .
PROCEEDINGS OF 2010 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON AEROSPACE TECHNOLOGY, VOL 1 AND 2, 2010, :648-651
[46]   Longest-First Search Using Bloom Filter: Algorithm and FPGA Implementation [J].
Lee, Jinsol ;
Lim, Hyesook .
IEEE ACCESS, 2025, 13 :49354-49361
[47]   A Deep Pipelined Implementation of Hyperspectral Target Detection Algorithm on FPGA Using HLS [J].
Lei, Jie ;
Li, Yunsong ;
Zhao, Dongsheng ;
Xie, Jing ;
Chang, Chein-I ;
Wu, Lingyun ;
Li, Xuepeng ;
Zhang, Jintao ;
Li, Wenguang .
REMOTE SENSING, 2018, 10 (04)
[48]   Design & Implementation of MPPT Algorithm for Battery Charging with Photovoltaic Panel Using FPGA [J].
Jana, Joydip ;
Das Bhattacharya, Konika ;
Saha, Hiranmay .
2014 6th IEEE Power India International Conference (PIICON), 2014,
[49]   Contribution to the Implementation of Image Mosaicing Algorithm on FPGA using NIOS II Softcore [J].
Abdelhai, Lati ;
Zohir, Irki ;
Samir, Sakhi ;
Abdelkrim, Nemra ;
Mustapha, Hamerlain .
3RD INTERNATIONAL CONFERENCE ON CONTROL, ENGINEERING & INFORMATION TECHNOLOGY (CEIT 2015), 2015,
[50]   FPGA Implementation of the Real-Time ADTF process using the Intel-Altera DE1 Board for ECG signal Denoising [J].
Jenkal, Wissam ;
Latif, Rachid ;
Elouardi, Abdelhafid ;
Mejhoudi, Safa .
PROCEEDINGS OF 2019 IEEE 4TH WORLD CONFERENCE ON COMPLEX SYSTEMS (WCCS' 19), 2019, :427-432