FPGA Implementation of a Dense Optical Flow Algorithm Using Altera OpenCL SDK

被引:1
作者
Ulutas, Umut [1 ]
Tosun, Mustafa [1 ]
Levent, Vecdi Emre [1 ]
Buyukaydin, Duygu [2 ]
Akgun, Toygar [2 ]
Ugurdag, H. Fatih [1 ]
机构
[1] Ozyegin Univ, Istanbul, Turkey
[2] UGES, ASELSAN, Ankara, Turkey
来源
ICT INNOVATIONS 2017: DATA-DRIVEN INNOVATION | 2017年 / 778卷
关键词
Altera SDK for OpenCL; FPGA; High-Level Synthesis; Dense optical flow;
D O I
10.1007/978-3-319-67597-8_9
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
FPGA acceleration of compute-intensive algorithms is usually not regarded feasible because of the long Verilog or VHDL RTL design efforts they require. Data-parallel algorithms have an alternative platform for acceleration, namely, GPU. Two languages are widely used for GPU programming, CUDA and OpenCL. OpenCL is the choice of many coders due to its portability to most multi-core CPUs and most GPUs. OpenCL SDK for FPGAs and High-Level Synthesis (HLS) in general make FPGA acceleration truly feasible. In data-parallel applications, OpenCL based synthesis is preferred over traditional HLS as it can be seamlessly targeted to both GPUs and FPGAs. This paper shares our experiences in targeting a demanding optical flow algorithm to a high-end FPGA as well as a high-end GPU using OpenCL. We offer throughput and power consumption results on both platforms.
引用
收藏
页码:89 / 101
页数:13
相关论文
共 50 条
[31]   AN IMPLEMENTATION OF DATA ENCRYPTION FOR INTERNET OF THINGS USING BLOWFISH ALGORITHM ON FPGA [J].
Prasetyo, Kurniawan Nur ;
Purwanto, Yudha ;
Darlis, Denny .
2014 2ND INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY (ICOICT), 2014,
[32]   Hardware Implementation of Math Module based on CORDIC Algorithm using FPGA [J].
Ibrahim, Muhammad Nasir ;
Tack, Chen Kean ;
Idroas, Mariani ;
Bilmas, Siti Noormaya ;
Yahya, Zuraimi .
2013 19TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2013), 2013, :628-632
[33]   Loop Parallelization And Pipelining Implementation Of AES Algorithm Using OpenMP And FPGA [J].
Banu, J. Saira ;
Vanitha, M. ;
Vaideeswaran, J. ;
Subha, S. .
2013 IEEE INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING, COMMUNICATION AND NANOTECHNOLOGY (ICE-CCN'13), 2013, :481-485
[34]   FPGA IMPLEMENTATION FOR THE LINKING OF CELL TRACKS USING NEW STRUCTURE ALGORITHM [J].
Javeed, Mohammad ;
Kande, Giribabu .
PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), 2018, :845-850
[35]   FPGA Implementation of MMSE Channel Estimation Algorithm Using System Generator [J].
Sanli, Mahir ;
Ozturk, Mustafa ;
Balcisoy, Ersen ;
Karakoc, Murat Can ;
Kirkaya, Emre ;
Cicek, Adem ;
Ozyurt, Serdar ;
Cavus, Enver .
2018 26TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2018,
[36]   FPGA Implementation of Blind Source Separation using a novel ICA Algorithm [J].
Singh, Vinita ;
Somani, Vaibhav Kumar ;
Manikandan, J. .
2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2017, :67-71
[37]   Implementation of Booth Multiplier Algorithm using Radix-4 in FPGA [J].
Mokhtar, Anis Shahida ;
Ping, Chew Sue ;
Din, Muhamad Faiz Md ;
Makmor, Nazrul Fariq ;
Mahadi, Muhammad Asyraf Che .
JURNAL KEJURUTERAAN, 2021, 4 (01) :161-165
[38]   FPGA Implementation of Covariance Lattice LPC Method Using Burg Algorithm [J].
Song, Dongpeng ;
Ren, Shiwei ;
Zhuo, Jin ;
Yang, Hao .
2017 9TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT 2017), 2017, :308-312
[39]   Design of a DPSK Modem Using CORDIC Algorithm and Its FPGA Implementation [J].
Bag, Joyashree ;
Roy, Subhashis ;
Dutta, P. K. ;
Sarkar, Subir Kumar .
IETE JOURNAL OF RESEARCH, 2014, 60 (05) :355-363
[40]   Acceleration of the Secure Hash Algorithm-256 (SHA-256) on an FPGA-CPU Cluster Using OpenCL [J].
Bensalem, Hachem ;
Blaquiere, Yves ;
Savaria, Yvon .
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,