FPGA Implementation of a Dense Optical Flow Algorithm Using Altera OpenCL SDK

被引:1
作者
Ulutas, Umut [1 ]
Tosun, Mustafa [1 ]
Levent, Vecdi Emre [1 ]
Buyukaydin, Duygu [2 ]
Akgun, Toygar [2 ]
Ugurdag, H. Fatih [1 ]
机构
[1] Ozyegin Univ, Istanbul, Turkey
[2] UGES, ASELSAN, Ankara, Turkey
来源
ICT INNOVATIONS 2017: DATA-DRIVEN INNOVATION | 2017年 / 778卷
关键词
Altera SDK for OpenCL; FPGA; High-Level Synthesis; Dense optical flow;
D O I
10.1007/978-3-319-67597-8_9
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
FPGA acceleration of compute-intensive algorithms is usually not regarded feasible because of the long Verilog or VHDL RTL design efforts they require. Data-parallel algorithms have an alternative platform for acceleration, namely, GPU. Two languages are widely used for GPU programming, CUDA and OpenCL. OpenCL is the choice of many coders due to its portability to most multi-core CPUs and most GPUs. OpenCL SDK for FPGAs and High-Level Synthesis (HLS) in general make FPGA acceleration truly feasible. In data-parallel applications, OpenCL based synthesis is preferred over traditional HLS as it can be seamlessly targeted to both GPUs and FPGAs. This paper shares our experiences in targeting a demanding optical flow algorithm to a high-end FPGA as well as a high-end GPU using OpenCL. We offer throughput and power consumption results on both platforms.
引用
收藏
页码:89 / 101
页数:13
相关论文
共 50 条
  • [21] FPGA Implementation of Edge Detection using Canny Algorithm
    Jeyakumar, R.
    Prakash, M.
    Sivanantham, S.
    Sivasankaran, K.
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [22] High Performance Streaming Smith-Waterman Implementation with Implicit Synchronization on Intel FPGA using OpenCL
    Houtgast, Ernst Joachim
    Sima, Vlad-Mihai
    Al-Ars, Zaid
    2017 IEEE 17TH INTERNATIONAL CONFERENCE ON BIOINFORMATICS AND BIOENGINEERING (BIBE), 2017, : 492 - 496
  • [23] Implementation of DCT using variable iterations CORDIC algorithm on FPGA
    Mane, Mansi
    Patil, Dhanshree
    Sutaone, Mukul S.
    Sadalage, Akshay
    2014 First International Conference on Computational Systems and Communications (ICCSC), 2014, : 379 - 383
  • [24] Implementation of an Edge Detection Algorithm using FPGA Reconfigurable Hardware
    Abed, Sa'ed
    JOURNAL OF ENGINEERING RESEARCH, 2020, 8 (01): : 179 - 197
  • [25] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [26] FPGA implementation of Digital Down Converter using CORDIC algorithm
    Agarwal, Ashok
    Lakshmi, B.
    INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEM DESIGN, 2013, 8760
  • [27] A Parallel and Pipelined Implementation of a Pascal-Simplex Based Two Asset Option Pricer on FPGA using OpenCL
    Mahony, Aidan O.
    Zeidan, Gil
    Hanzon, Bernard
    Popovici, Emanuel
    2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2020,
  • [28] Dense Optical Flow Computation Using Textural Features
    Qu, Zhenshen
    Liang, Liang
    Lu, Junyi
    2016 8TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS & SIGNAL PROCESSING (WCSP), 2016,
  • [29] FPGA-based Implementation of the Stereo Matching Algorithm using High-Level Synthesis
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 1 - 7
  • [30] AN IMPLEMENTATION OF DATA ENCRYPTION FOR INTERNET OF THINGS USING BLOWFISH ALGORITHM ON FPGA
    Prasetyo, Kurniawan Nur
    Purwanto, Yudha
    Darlis, Denny
    2014 2ND INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY (ICOICT), 2014,