3D Memory Chip Stacking by Multi-Layer Self-Assembly Technology

被引：0
作者：
Fukushima, T. [1 ,2 ]
Bea, J. [1 ,2 ]
Murugesan, M. [1 ,2 ]
Son, H. -Y. [3 ]
Sun, M. -S. [3 ]
Byun, K. -Y. [3 ]
Kim, N. -S. [3 ]
Lee, K. -W. [1 ,2 ]
Koyanagi, M. [1 ,2 ]
机构：
[1] Tohoku Univ, New Ind Creat Hatchery Ctr, Sendai, Miyagi 980, Japan
[2] Tohoku Univ, GINTI, Sendai, Miyagi 980, Japan
[3] SK Hynix, Icheon, South Korea
来源：
2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC) | 2013年
关键词：
Self-Assembly; 3D Chip Stack; Memory; TSV; Microbump; INTEGRATION;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Multi-layer 3D chip stacking by a surface-tension-driven self-assembly technique is demonstrated. After multi-layer self-assembly, memory chips having Cu-SnAg mu hump and Cu-TSVs are bonded on a substrate by thermal compression to confirm electrical joining between them. In addition, we investigate the impacts of wetting properties of chip/substrate surfaces, pump shapes, and p,bump layout on alignment accuracies of self-assembly. Good electrical characteristics are obtained from the TSV-mu bump daisy chains in the stacked memory chips.
引用
收藏
页数：4
相关论文
共 13 条
  • [1] [Anonymous], 2012, 2012 IEEE INT EL DEV, DOI DOI 10.1109/IEDM.2012.6479157
  • [2] Fukushima T, 2005, INT EL DEVICES MEET, P359
  • [3] Surface tension-driven chip self-assembly with load-free hydrogen fluoride-assisted direct bonding at room temperature for three-dimensional integrated circuits
    Fukushima, T.
    Iwata, E.
    Konno, T.
    Bea, J. -C.
    Lee, K. -W.
    Tanaka, T.
    Koyanagi, M.
    [J]. APPLIED PHYSICS LETTERS, 2010, 96 (15)
  • [4] Fukushima T, 2008, INT EL DEVICES MEET, P499
  • [5] Fukushima T., 2011, IEEE T ELECTRON PACK, V1, P1, DOI [10.1109/TCPMT.2011.2160266, DOI 10.1109/TCPMT.2011.2160266]
  • [6] Fukushima T., 2009, IEDM, P349, DOI DOI 10.1109/IEDM.2009.5424353
  • [7] New three-dimensional integration technology based on reconfigured wafer-on-wafer bonding technique
    Fukushima, Takafumi
    Kikuchi, Hirokazu
    Yamada, Yusuke
    Konno, Takayuki
    Liang, Jun
    Sasaki, Keiichi
    Inamura, Kiyoshi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    [J]. 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 985 - 988
  • [8] Multichip-to-Wafer Three-Dimensional Integration Technology Using Chip Self-Assembly With Excimer Lamp Irradiation
    Fukushima, Takafumi
    Iwata, Eiji
    Ohara, Yuki
    Murugesan, Mariappan
    Bea, Jichoel
    Lee, Kangwook
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (11) : 2956 - 2963
  • [9] Self-Assembly of Chip-Size Components with Cavity Structures: High-Precision Alignment and Direct Bonding without Thermal Compression for Hetero Integration
    Fukushima, Takafumi
    Konno, Takayuki
    Iwata, Eiji
    Kobayashi, Risato
    Kojima, Toshiya
    Murugesan, Mariappan
    Bea, Ji-Chel
    Lee, Kang-Wook
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    [J]. MICROMACHINES, 2011, 2 (01) : 49 - 68
  • [10] Reductant-Assisted Self-Assembly with Cu/Sn Microbump for Three-Dimensional Heterogeneous Integration
    Ito, Yuka
    Fukushima, Takafumi
    Lee, Kang-Wook
    Choki, Koji
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
12