A low-power inverted ladder D/A converter

被引:8
作者
Perelman, Yevgeny [1 ]
Ginosar, Ran [1 ]
机构
[1] Technion Israel Inst Technol, Dept Elect Engn, VLSI Syst Res Ctr, IL-32000 Haifa, Israel
关键词
digital-to-analog converter (DAC); low power; resistor ladder;
D O I
10.1109/TCSII.2006.875313
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Interpolating, dual resistor ladder digital-to-analog converters (DACs) typically use the fine, least significant bit (LSB) ladder floating upon the static most significant bit (MSB) ladder. The usage of the LSB ladder incurs a penalty in dynamic performance due to the added output resistance and switch matrix parasitic capacitance. Current biasing of the LSB ladder addresses this issue by employing active circuitry. We propose an inverted ladder DAC, where an MSB ladder slides upon two static LSB ladders. While using no active components this scheme achieves lower output resistance and parasitic capacitance for a given power budget. We present a 0.35-mu m, 3.3-V implementation consuming 22-mu A current with output resistance of 40 k Omega and effective parasitic capacitance of 650 fF.
引用
收藏
页码:497 / 501
页数:5
相关论文
共 50 条
[41]   Low-power branch prediction [J].
Hu, YC ;
Chiao, WH ;
Shann, JJJ ;
Chung, CP ;
Chen, WF .
CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, :211-217
[42]   Low-power micromachined microsystems [J].
Najafi, K .
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, :1-8
[43]   A Low-Power CMOS RF Power Detector [J].
Sakphrom, Siraporn ;
Thanachayanont, Apinunt .
2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, :177-180
[44]   Power Consumption of Integrated Low-Power Receivers [J].
Nilsson, Emil ;
Svensson, Christer .
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2014, 4 (03) :273-283
[45]   Design of a DC-DC Boost Converter of Hybrid Energy Harvester for Low-Power Biomedical Applications [J].
Ben Ammar, Meriam ;
Sahnoun, Salwa ;
Fakhfakh, Ahmed ;
Kanoun, Olfa .
PROCEEDINGS OF THE 2020 17TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD 2020), 2020, :955-959
[46]   A low-power 6-b integrating-pipeline hybrid analog-to-digital converter [J].
Diduck, Q ;
Margala, M .
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, :337-340
[47]   A Low-Power Hybrid Adaptive CORDIC [J].
Hong-Thu Nguyen ;
Xuan-Thuan Nguyen ;
Cong-Kha Pham .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (04) :496-500
[48]   A Low-Power DSP for Wireless Communications [J].
Lee, Hyunseok ;
Chakrabarti, Chaitali ;
Mudge, Trevor .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) :1310-1322
[49]   Logic transformation for low-power synthesis [J].
Kim, KW ;
Kim, T ;
Hwang, TT ;
Kang, SM ;
Liu, CL .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) :265-283
[50]   Design techniques for low-power systems [J].
Havinga, PJM ;
Smit, GJM .
JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (01) :1-21