Low-Leakage Power-Rail ESD Clamp Circuit With Gated Current Mirror in a 65-nm CMOS Technology

被引：0

作者：

Aliolaguirre, Federico A. ^{[1
]}

Keri, Ming-Dou ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Insitute Elect, Hsinchu, Taiwan

来源：

2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2013年

关键词：

PROTECTION DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new power-rail ESD clamp circuit is proposed and verified with consideration of the gate leakage issue in 65-nm CMOS technology. The proposed circuit can reduce the total leakage current of the traditional power-rail ESD clamp circuit in two orders of magnitude. Moreover, the proposed circuit reduces the required silicon area by boosting the capacitor with a current mirror. The measured leakage current of the proposed powerrail ESD clamp circuit is 220nA (VDD = 1V, T= 25 degrees C), much lower than the 20.55 mu A of the traditional design. In addition, the required area for the proposed design is 50 mu m x 30 mu m, which is a 40% reduction in silicon area to the traditional one, that can sustain the HBM (MM) ESD stress of 3.5kV (250V).

引用

页码：2638 / 2641

页数：4

共 50 条

[1] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
Altolaguirre, Federico A.
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[2] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
Altolaguirre, Federico A.
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[3] New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process
Ker, Ming-Dou
Chiu, Po-Yen
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (03) : 474 - 483
[4] On the Design of Power-Rail ESD Clamp Circuit with Consideration of Gate Leakage Current in 65-nm Low-Voltage CMOS Process
Ker, Ming-Dou
Chiu, Po-Yen
Tsai, Fu-Yi
Chang, Yeong-Jar
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2281 - +
[5] Metal-layer capacitors in the 65 nm CMOS process and the application for low-leakage power-rail ESD clamp circuit
Chiu, Po-Yen
Ker, Ming-Dou
MICROELECTRONICS RELIABILITY, 2014, 54 (01) : 64 - 70
[6] Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology
Wang, Chang-Tzu
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (06) : 1460 - 1465
[7] 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Low Standby Leakage in 65-nm CMOS Process
Lin, Chun-Yu
Ker, Ming-Dou
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3417 - 3420
[8] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
Lu, Guangyi
Wang, Yuan
Zhang, Lizhong
Cao, Jian
Zhang, Xing
SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (12)
[9] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
Guangyi LU
Yuan WANG
Lizhong ZHANG
Jian CAO
Xing ZHANG
Science China(Information Sciences), 2016, 59 (12) : 170 - 178
[10] Power-Rail ESD Clamp Circuit with Embedded-Trigger SCR Device in a 65-nm CMOS Process
Altolaguirre, Federico A.
Ker, Ming-Dou
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 250 - 253

← 1 2 3 4 5 →