COMPARING PHASE NOISE OF INTEGER-N PHASE-LOCKED LOOP OF VOLTAGE-CONTROLLED AND DIGITALLY CONTROLLED OSCILLATORS

被引:0
作者
Wu, Jian-Ming [1 ]
Chou, Stephen [2 ]
Li, Simon Cimin [3 ]
Ho, Cheng-Yu [4 ]
机构
[1] Natl Kaohsiung Normal Univ, Dept Elect Engn, Kaohsiung 824, Taiwan
[2] T&C Technol Inc, Taipei, Taiwan
[3] Natl Univ Tainan, Dept Elect Engn, Tainan, Taiwan
[4] Adv Semicond Engn, Elect Lab, Kaohsiung, Taiwan
关键词
voltage-controlled oscillator; digitally controlled oscillator; phase-locked loop; phase noise;
D O I
10.1002/mop.28559
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article compares the phase noise of an integer-N phase-locked loop (PLL) obtained using a voltage-controlled oscillator (VCO) with those obtained using a digitally controlled oscillator (DCO). The cores of both VCO and DCO are single-ended Clapp oscillators. To select the frequency of oscillation, a conventional analogue control is used in the VCO while a five-bit digitally controlled circuit is adopted in the DCO. The VCO and DCO are designed and implemented using Agilent's GaAs HEMT ATF55143. Both are used in a PE3335 integer-N PLL from Peregrine Semiconductor, and the performance of each is investigated in terms of phase noise. Careful comparison reveals that the integer-N PLL with the DCO has a 7 dBc/Hz lower phase noise inside the loop bandwidth than the integer-N PLL with the VCO. (C) 2014 Wiley Periodicals, Inc.
引用
收藏
页码:2226 / 2228
页数:3
相关论文
共 9 条
[1]   A portable digitally controlled oscillator using novel varactors [J].
Chen, PL ;
Chung, CC ;
Lee, CY .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (05) :233-237
[2]  
Chien-Hsuan Liu, 2008, 2008 3rd International Conference on Innovative Computing Information and Control (ICICIC), DOI 10.1109/ICICIC.2008.47
[3]   LC-VCO Design Optimization Methodology Based on the gm/ID Ratio for Nanometer CMOS Technologies [J].
Fiorelli, Rafaella ;
Peralias, Eduardo J. ;
Silveira, Fernando .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2011, 59 (07) :1822-1831
[4]   A fully integrated 5.385.55 GHz low power cmos hartley voltage-controlled oscillator [J].
Huang, Jhin-Fang ;
Wei, Tzyy-Haur ;
Chen, Kuo-Lung .
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (05) :978-981
[5]  
Jafarzade S., 2013, 21 IR C EL ENG MASHH, P1
[6]   NOISE PROPERTIES OF PLL SYSTEMS [J].
KROUPA, VF .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1982, 30 (10) :2244-2252
[7]   an 800-MHz LC-VCO with a Linear Control Characteristics in a 130-nm CMOS Technology [J].
Lee, Hui Dong ;
Jung, Jae Ho ;
Lee, Kwang Chun .
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (08) :1972-1975
[8]  
Liscidini A., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P348, DOI 10.1109/ISSCC.2012.6177040
[9]   A Low-Power DCO Using Interlaced Hysteresis Delay Cells [J].
Yu, Chien-Ying ;
Chung, Ching-Che ;
Yu, Chia-Jung ;
Lee, Chen-Yi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (10) :673-677