The Future of CMOS Scaling - Parasitics Engineering and Device Footprint Scaling

被引：3
|
作者：
Wong, H. -S. Philip [1 ]
Wei, Lan [1 ]
Deng, Jie [1 ]
机构：
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
来源：
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年
关键词：
D O I：
10.1109/ICSICT.2008.4734460
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We explore options for device scaling beyond the conventional scaling path. We examine the role of the parasitic capacitance for determining the performance of future one-dimensional FETs. We also explore a possible device scaling path that focuses on aggressive scaling of the contacted gate pitch, which provides performance improvements at both the device and circuit level.
引用
收藏
页码：21 / 24
页数：4
相关论文
共 50 条
  • [31] ADVANCES IN CMOS SCALING
    MARSHALL, S
    SOLID STATE TECHNOLOGY, 1982, 25 (02) : 93 - 93
  • [32] CMOS scaling and beyond
    Kikkawa, Takamaro
    Lai, Jordan
    Proceedings of the Custom Integrated Circuits Conference, 2009,
  • [33] Scaling of parasitics and delay times in the backend-of-line
    Schindler, G
    Steinhögl, W
    Steinlesberger, G
    Traving, M
    Engelhardt, M
    MICROELECTRONIC ENGINEERING, 2003, 70 (01) : 7 - 12
  • [34] The impact of device scaling and power supply change on CMOS gate performance
    Chen, K
    Wann, HC
    Ko, PK
    Hu, CM
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (05) : 202 - 204
  • [35] CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology
    Radamson, Henry H.
    Miao, Yuanhao
    Zhou, Ziwei
    Wu, Zhenhua
    Kong, Zhenzhen
    Gao, Jianfeng
    Yang, Hong
    Ren, Yuhui
    Zhang, Yongkui
    Shi, Jiangliu
    Xiang, Jinjuan
    Cui, Hushan
    Lu, Bin
    Li, Junjie
    Liu, Jinbiao
    Lin, Hongxiao
    Xu, Haoqing
    Li, Mengfan
    Cao, Jiaji
    He, Chuangqi
    Duan, Xiangyan
    Zhao, Xuewei
    Su, Jiale
    Du, Yong
    Yu, Jiahan
    Wu, Yuanyuan
    Jiang, Miao
    Liang, Di
    Li, Ben
    Dong, Yan
    Wang, Guilei
    NANOMATERIALS, 2024, 14 (10)
  • [36] Extending the Scaling Limits of CMOS by Novel Device Architecture: Nanoscale RingFET
    Gupta, Mridula
    2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 17 - 17
  • [37] CMOS Device Scaling by Nanosheet Channel Architectures and New Channel Materials
    Horiguchi, Naoto
    2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 1 - 2
  • [38] Reliability engineering enabling continued logic for memory device scaling
    O'Sullivan, B. J.
    Ritzenthaler, R.
    Litta, E. Dentoni
    Simoen, E.
    Machkaoutsan, V.
    Fazan, P.
    Ji, Y-H
    Kim, C.
    Spessot, A.
    Linten, D.
    Horiguchi, N.
    2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 1 - 11
  • [39] Maintaining the benefits of CMOS scaling when scaling bogs down
    Nowak, Edward J.
    Nowak, E.J. (ejnowak@us.ibm.com), 1600, IBM Corporation (46): : 2 - 3
  • [40] Maintaining the benefits of CMOS scaling when scaling bogs down
    Nowak, EJ
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) : 169 - 180
12345