SOI devices for sub-0.1 μm gate lengths

被引：0

作者：

Colinge, JP ^{[1
]}

Park, JT ^{[1
]}

Colinge, CA ^{[1
]}

机构：

[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA

来源：

2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Different SOI MOSFET structures for sub 0.1 mum gate lengths are discussed. To reduce short-channel effects such as DIBL and subthreshold slope degradation, thin SOI films have to be used, which causes high source and drain resistance and low threshold voltage problems. These problems can be solved using midgap gate materials, elevated or Schottky S&D structures and multiple gates. The use of ground-plane structures improves the short-channel effects but increase the body effect, while the use of multiple gates (double gate, triple gate, etc.) improves all device characteristics and increase the current drive.

引用

页码：109 / 113

页数：5

共 50 条

[41] Region of nearly constant off current versus gate length characteristics for sub-0.1 μm low power CMOS technology
Lau, W. S.
Yang, Peizhen
Ng, Edwin T. L.
Chian, Z. W.
Ho, V.
Siah, S. Y.
Chan, L.
EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 231 - +
[42] Effect of sub-0.1 μm filtration on 248nm photoresist performance
Gotlinsky, Barry
Mesawich, Michael
Beach, James
2000, PennWell Publ Co, Nashua, NH, United States (43)
[43] Accurate extraction and analysis of intrinsic cutoff frequency of sub-0.1 μm MOSFETs
Lee, S.
ELECTRONICS LETTERS, 2006, 42 (16) : 945 - 947
[44] Ion beam-induced magnetic patterning at the sub-0.1 μm level
Devolder, T
Vieu, C
Bernas, H
Ferré, J
Chappert, C
Gierak, J
Jamet, JP
Aign, T
Meyer, P
Chen, Y
Rousseaux, F
Mathet, V
Launois, H
Kaitasov, O
COMPTES RENDUS DE L ACADEMIE DES SCIENCES SERIE II FASCICULE B-MECANIQUE PHYSIQUE ASTRONOMIE, 1999, 327 (09): : 915 - 923
[45] Nonstationary electron/hole transport in sub-0.1 μm MOS devices:: Correlation with mobility and low-power CMOS application
Ohba, R
Mizuno, T
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (02) : 338 - 343
[46] HIGH-FREQUENCY PERFORMANCE FOR SUB-0.1 MU-M GATE INAS-INSERTED-CHANNEL INALAS/INGAAS HEMT
AKAZAKI, T
ENOKI, T
ARAI, K
UMEDA, Y
ISHII, Y
ELECTRONICS LETTERS, 1992, 28 (13) : 1230 - 1231
[47] Modeling of channel boron distribution in deep sub-0.1 μm n-MOSFETs
Kumashiro, S
Sakamoto, H
Takeuchi, K
IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (06) : 813 - 820
[48] Modeling of channel boron distribution in deep sub-0.1 μm n-MOSFETs
NEC Corp, Sagamihara-shi, Japan
IEICE Trans Electron, 6 (813-820):
[49] Analysis of statistical fluctuations due to line edge roughness in sub-0.1μm MOSFETs
Kaya, S
Brown, AR
Asenov, A
Magot, D
Linton, T
SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 78 - 81
[50] Increasing importance of electronic thermal noise in sub-0.1 μm Si-MOSFETs
Sano, Nobuyuki
2000, IEICE of Japan, Tokyo, Japan (E83-C)

← 1 2 3 4 5 →