Ultrascaled Double-Gate Monolayer SnS2 MOSFETs for High-Performance and Low-Power Applications

被引:34
|
作者
Guo, Shiying [1 ]
Wang, Yangyang [2 ]
Hu, Xuemin [1 ]
Zhang, Shengli [1 ]
Qu, Hengze [1 ]
Zhou, Wenhan [1 ]
Wu, Zhenhua [3 ]
Liu, Xuhai [4 ]
Zeng, Haibo [1 ]
机构
[1] Nanjing Univ Sci & Technol, Sch Mat Sci & Engn, MIIT Key Lab Adv Display Mat & Devices, Nanjing 210094, Peoples R China
[2] China Acad Space Technol, Nanophoton & Optoelect Res Ctr, Qian Xuesen Lab Space Technol, Beijing 100094, Peoples R China
[3] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Device & Integrated Technol, Beijing 100029, Peoples R China
[4] Qingdao Univ, Coll Microtechnol & Nanotechnol, Qingdao 266071, Peoples R China
关键词
FIELD-EFFECT TRANSISTORS; HIGH-ELECTRON-MOBILITY; 2-DIMENSIONAL MATERIALS; SEMICONDUCTORS; SILICENE; GRAPHENE;
D O I
10.1103/PhysRevApplied.14.044031
中图分类号
O59 [应用物理学];
学科分类号
摘要
The shrinking of field-effect transistors (FETs) is in great demand for next-generation integrated circuits. However, traditional silicon FETs are reaching the scaling limits, and it is therefore urgent to explore alternative paradigms. Two-dimensional (2D) materials attract great research enthusiasm, owing to their abilities to suppress short-channel effects. Herein, we evaluate the electronic properties and device performance of ultrascaled 2D SnS2 metal-oxide-semiconductor FETs (MOSFETs) via ab initio simulations. Specifically, the Ion value of the 5.5 nm monolayer SnS2 n-MOSFETs is ultrahigh, up to 3400 mu A/mu m, as a result of the small effective masses of the conduction-band minimum of monolayer SnS2. Until the channel length is scaled down to 4 nm, the MOSFETs can fulfill the standards of Ion, delay time, and power dissipation product of the International Roadmap for Devices and Systems (IRDS) 2018 goals for high-performance devices. Moreover, the 5.5 nm monolayer SnS2 n-MOSFETs can also fulfill the IRDS 2018 requirements for the 2028 horizon for low-power applications. This work demonstrates that monolayer SnS2 is a favorable channel material for future competitive ultrascaled devices.
引用
收藏
页数:10
相关论文
共 42 条
  • [1] High-Performance and Low-Power Transistors Based on Anisotropic Monolayer
    Guo, Shiying
    Qu, Hengze
    Zhou, Wenhan
    Yang, Shengyuan A.
    Ang, Yee Sin
    Lu, Jing
    Zeng, Haibo
    Zhang, Shengli
    PHYSICAL REVIEW APPLIED, 2022, 17 (06)
  • [2] Statistical Assessment of High-Performance Scaled Double-Gate Transistors from Monolayer WS2
    Sun, Zheng
    Pang, Chin-Sheng
    Wu, Peng
    Hung, Terry Y. T.
    Li, Ming-Yang
    Liew, San Lin
    Cheng, Chao-Ching
    Wang, Han
    Wong, H-S Philip
    Li, Lain-Jong
    Radu, Iuliana
    Chen, Zhihong
    Appenzeller, Joerg
    ACS NANO, 2022, : 14942 - 14950
  • [3] Ferroelectrically gated sub-6 nm monolayer MoS2 transistors for high-performance and low-power applications
    Yuan, Jin
    Dai, Jian-Qing
    Zhao, Miao-Wei
    Zhong, Yun-Ya
    Deng, Da-Wei
    JOURNAL OF MATERIALS CHEMISTRY C, 2025, 13 (03) : 1488 - 1498
  • [4] Monodisperse SnS2 Nanosheets for High-Performance Photocatalytic Hydrogen Generation
    Yu, Jing
    Xu, Cheng-Yan
    Ma, Fei-Xiang
    Hu, Sheng-Peng
    Zhang, Yu-Wei
    Zhen, Liang
    ACS APPLIED MATERIALS & INTERFACES, 2014, 6 (24) : 22370 - 22377
  • [5] Analytical Modeling and Simulation of a Triple-Material Double-Gate SON TFET with Stacked Front-Gate Oxide for Low-Power Applications
    Eyvazi, Kaveh
    Karami, Mohammad Azim
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2023, 47 (03) : 845 - 858
  • [6] High-performance photodetectors based on CVD-grown high-quality SnS2 nanosheets
    Fu, Yan
    Gou, Guangyang
    Wang, Xiaowu
    Chen, Yang
    Wan, Qiang
    Sun, Jia
    Xiao, Si
    Huang, Han
    Yang, Junliang
    Dai, Guozhang
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2017, 123 (04):
  • [7] High-performance top-gated monolayer SnS2 field-effect transistors and their integrated logic circuits
    Song, H. S.
    Li, S. L.
    Gao, L.
    Xu, Y.
    Ueno, K.
    Tang, J.
    Cheng, Y. B.
    Tsukagoshi, K.
    NANOSCALE, 2013, 5 (20) : 9666 - 9670
  • [8] Influence of charge traps on charge plasma-germanium double-gate TFET for RF/Analog & low-power switching applications
    Yadav, Ajeet K.
    Malik, Sambhu P.
    Baghel, Gaurav S.
    Khosla, Robin
    MICROELECTRONICS RELIABILITY, 2024, 153
  • [9] High-Performance Photodetectors Based on the 2D SiAs/SnS2 Heterojunction
    Sun, Yinchang
    Xie, Liming
    Ma, Zhao
    Qian, Ziyue
    Liao, Junyi
    Hussain, Sabir
    Liu, Hongjun
    Qiu, Hailong
    Wu, Juanxia
    Hu, Zhanggui
    NANOMATERIALS, 2022, 12 (03)
  • [10] Simulations of Anisotropic Monolayer GaSCl for p-Type Sub-10 nm High-Performance and Low-Power FETs
    Shi, Hao
    Yang, Siyu
    Wang, Huipu
    Ding, Dupeng
    Hu, Yang
    Qu, Hengze
    Chen, Chuyao
    Hu, Xuemin
    Zhang, Shengli
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (30) : 39592 - 39599