A Memetic Approach to the Automatic Design of High-Performance Analog Integrated Circuits

被引:34
作者
Liu, Bo [1 ]
Fernandez, Francisco V. [2 ,3 ]
Gielen, Georges [1 ]
Castro-Lopez, R. [2 ,3 ]
Roca, E. [2 ,3 ]
机构
[1] Katholieke Univ Leuven, Dept Elektrotech, ESAT, MICAS, B-3001 Louvain, Belgium
[2] Univ Seville, E-41092 Seville, Spain
[3] CSIC, IMSE, E-41092 Seville, Spain
关键词
Algorithms; Design; Performance; Analog circuit sizing; analog design automation; constrained optimization; memetic algorithm; OPTIMIZATION; SIMULATION;
D O I
10.1145/1529255.1529264
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article introduces an evolution-based methodology, named memetic single-objective evolutionary algorithm (MSOEA), for automated sizing of high-performance analog integrated circuits. Memetic algorithms may achieve higher global and local search ability by properly combining operators from different standard evolutionary algorithms. By integrating operators from the differential evolution algorithm, from the real-coded genetic algorithm, operators inspired by the simulated annealing algorithm, and a set of constraint handling techniques, MSOEA specializes in handling analog circuit design problems with numerous and tight design constraints. The method has been tested through the sizing of several analog circuits. The results show that design specifications are met and objective functions are highly optimized. Comparisons with available methods like genetic algorithm and differential evolution in conjunction with static penalty functions, as well as with intelligent selection-based differential evolution, are also carried out, showing that the proposed algorithm has important advantages in terms of constraint handling ability and optimization quality.
引用
收藏
页数:24
相关论文
共 33 条
[1]   An evolutionary approach to automatic synthesis of high-performance analog integrated circuits [J].
Alpaydin, G ;
Balkir, S ;
Dündar, G .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2003, 7 (03) :240-252
[2]  
BARROS M, 2005, P INT S SIGN CIRC SY, P545
[3]  
Castro-Lopez R., 2006, Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
[4]   An efficient constraint handling method for genetic algorithms [J].
Deb, K .
COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2000, 186 (2-4) :311-338
[5]  
Deb K., 1995, Complex Systems, V9, P115
[6]   IDAC - AN INTERACTIVE DESIGN TOOL FOR ANALOG CMOS CIRCUITS [J].
DEGRAUWE, MGR ;
NYS, O ;
DIJKSTRA, E ;
RIJMENANTS, J ;
BITZ, S ;
GOFFART, BLA ;
VITTOZ, EA ;
CSERVENY, S ;
MEIXENBERGER, C ;
VANDERSTAPPEN, G ;
OGUEY, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) :1106-1116
[7]  
Eberhart R., MHS 95 P 6 INT S MIC, DOI [DOI 10.1109/MHS.1995.494215, 10.1109/mhs.1995.494215, 10.1109/MHS.1995.494215]
[8]  
Gen M., 1999, Genetic Algorithms and Engineering Optimization
[9]   ANALOG CIRCUIT-DESIGN OPTIMIZATION BASED ON SYMBOLIC SIMULATION AND SIMULATED ANNEALING [J].
GIELEN, GGE ;
WALSCHARTS, HCC ;
SANSEN, WMC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) :707-713
[10]  
Goh C, 2001, IEEE C EVOL COMPUTAT, P170, DOI 10.1109/CEC.2001.934386