Design and Optimization of Bump Structures of Large Die Fine Pitch Copper/Low-k FCBGA and Copper Post Interconnections

被引:11
作者
Biswas, Kalyan [1 ]
Liu, Shiguo [1 ]
Zhang, Xiaowu [2 ]
Chai, T. C. [2 ]
机构
[1] IBIDEN Singapore Pte Ltd, 31 Kaki Bukit Rd 3,06-22 Techlink, Singapore 417818, Singapore
[2] IME, A*STAR, Singapore 117685, Singapore
来源
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3 | 2008年
关键词
D O I
10.1109/EPTC.2008.4763472
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents the Study on the effect of bump structure, chip pad Structures and die thickness of a large die Cu/low-kappa chip for improving assembly performance on organic buildup substrate. After assembly with the initial interconnection design, metal cracks at RDL were found for the conventional SnAg bump and Cu post samples. In order to improve the bump structure design a thermo-mechanical modeling was performed to identify the effects of different design parameters and to identify the best solution to achieve reliable assembly performance. Simulation has identified few contributing factors: RDL pad thickness, dielectric thickness, UBM via size, UBM size and chip thickness. Then a series of parametric study was performed to identify the set of design points at which the finite element analysis provides the lowest stress level in RDL pad and low-k layer of the chip. Based oil the results a guideline for bump configuration is proposed. To confirm the assembly performance of the optimized bump structure, the improved design has been incorporated into final test vehicle, which has a better assembly performance with no RDL pad metal crack found.
引用
收藏
页码:429 / +
页数:2
相关论文
共 13 条
[1]  
[Anonymous], 1998, Electronic packaging materials and their properties
[2]  
Biswas K, 2006, EL PACKAG TECH CONF, P237
[3]  
CHAI TC, P ECTC 2008, P38
[4]   Packaging of copper/low-k IC devices: A novel direct fine pitch gold wirebond ball interconnects onto copper/low-k terminal pads [J].
Chungpaiboonpatana, S ;
Shi, FG .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (03) :476-489
[5]  
Hayashi E, 2005, ELEC COMP C, P9
[6]   Impact of flip-chip packaging on copper/low-k structures [J].
Mercado, LL ;
Kuo, SM ;
Goldberg, C ;
Frear, D .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (04) :433-440
[7]   Reliability analysis and design for the fine-pitch flip chip BGA packaging [J].
Peng, CT ;
Liu, CM ;
Lin, JC ;
Cheng, HC ;
Chiang, KN .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (04) :684-693
[8]  
STOYANOV S, P EUROSIME 2007
[9]  
VANDRIEL WD, P EUROSIME 2006
[10]  
Viswanath AGK, 2004, EL PACKAG TECH CONF, P105