An IIP3 enhancement technique for CMOS active mixers with a source-degenerated transconductance stage

被引:12
|
作者
Asghari, Meysam [1 ]
Yavari, Mohammad [1 ]
机构
[1] Amirkabir Univ Technol, Tehran Polytech, Dept Elect Engn, Integrated Circuits Design Lab, Tehran, Iran
来源
MICROELECTRONICS JOURNAL | 2016年 / 50卷
关键词
CMOS active mixers; Third-order input intercept point; Second-order intermodulation; Third-order intermodulation; Interaction; Source-degeneration; Linearity; Direct-conversion receivers; MULTIPLE GATED TRANSISTORS; DOUBLE-BALANCED MIXER; DBM IIP3; RECEIVERS; DESIGN; RF;
D O I
10.1016/j.mejo.2016.01.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new third-order input intercept point (IIP3) enhancement technique is introduced for CMOS active mixers with a source-degenerated transconductance stage. In the proposed technique, the third-order Volterra kernel of the output current of the transconductance stage is significantly attenuated by producing a new interaction term which is in an equal magnitude but an opposite phase related to the stage's total third-order intermodulation (IM3) current. For this end, a second-order intermodulation (IM2) current with an adjustable magnitude and phase is produced and injected to the transconductance stage. The proposed mixer has been designed for IEEE 802.11 applications with input frequency and output bandwidth equal to 2.4 GHz and 20 MHz, respectively, and simulated using a 90 nm RF-CMOS technology. Spectre-RF simulation results reveals that the IIP3 improves about 17.5 dB and 18.2 dB compared to the conventional mixers with source-degenerated and fully-differential transconductance stages, respectively, while only 1.2 mA extra current is drawn from a single 1.2 V power supply. In addition, the proposed technique has no effect on other parameters of the mixer such as the noise figure and conversion gain. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:44 / 49
页数:6
相关论文
共 26 条
  • [21] A 30-39 GHz 3.1-3.4 NF 6.6 dBm IIP3 CMOS Low-Noise Amplifier with Post-Linearization Technique
    Yang, Chaoxu
    Guo, Benqing
    Wang, Haishi
    Wang, Yao
    Chen, Jun
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 372 - 376
  • [23] A two stage cascode LNA using modified derivative superposition technique in 0.13 μm HBT with an IIP3 of 2 dBm and NF of 4.8 dB for IEEE 802.11ad standard
    Pournamy, S.
    Ponnambalam, Maran
    INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 211 - 220
  • [24] A 1.56mW 50MHz 3rd-Order Filter with Current-Mode Active-RC Biquad and 33dBm IIP3 in 65nm CMOS
    Palani, Rakesh Kumar
    Sturm, Martin
    Harjani, Ramesh
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 373 - 376
  • [25] An 85-225MHz Chebyshev-II Active-RC BPF with Programmable BW and CF Achieving Over 30dBm IIP3 in 40nm CMOS
    Wu, Bo
    Chiu, Yun
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [26] A 0.6mW 31MHz 4th-Order Low-Pass Filter with+29dBm IIP3 Using Self-Coupled Source Follower Based Biquads in 0.18μm CMOS
    Xu, Yang
    Leuenberger, Spencer
    Venkatachala, Praveen Kumar
    Moon, Un-Ku
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,