Hardware-Based Data Value and Address Trace Filtering Techniques

被引:3
作者
Uzelac, Vladimir [1 ]
Milenkovic, Aleksandar [2 ]
机构
[1] Tensilica Inc, 255-6 Scott Blvd, Santa Clara, CA 95054 USA
[2] Univ Alabama, 301 Sparkman Dr, Huntsville, AL 35899 USA
来源
PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10) | 2010年
基金
美国国家科学基金会;
关键词
Debugging; Program Tracing; Compression; REAL-TIME; COMPRESSION;
D O I
10.1145/1878921.1878940
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Capturing program and data traces during program execution unobtrusively in real-time is crucial in debugging and testing of cyber-physical systems. However, tracing a complete program unobtrusively is often cost-prohibitive, requiring large on-chip trace buffers and wide trace ports. Whereas program execution traces can be efficiently compressed in hardware, compression of data address and data value traces is much more challenging due to limited redundancy. In this paper we describe two hardware-based filtering techniques for data traces: cache first-access tracking for load data values and data address filtering using partial register-file replay. The results of our experimental analysis indicate that the proposed filtering techniques can significantly reduce the size of the data traces (similar to 5-20 times for the load data value trace, depending on the data cache size; and similar to 5 times for the data address trace) at the cost of rather small hardware structures in the trace module.
引用
收藏
页码:117 / 126
页数:10
相关论文
共 16 条
[1]  
[Anonymous], 2002, RTI PROJECT
[2]  
ARM, 2007, 0014O ARM IHI
[3]   SimpleScalar: An infrastructure for computer system modeling [J].
Austin, T ;
Larson, E ;
Ernst, D .
COMPUTER, 2002, 35 (02) :59-+
[4]  
Barr KC, 2006, INT SYM PERFORM ANAL, P25
[5]   The VPC trace-compression algorithms [J].
Burtscher, M ;
Ganusov, I ;
Jackson, SJ ;
Ke, J ;
Ratanaworabhan, P ;
Sam, NB .
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (11) :1329-1344
[6]   MiBench: A free, commercially representative embedded benchmark suite [J].
Guthaus, MR ;
Ringenberg, JS ;
Ernst, D ;
Austin, TM ;
Mudge, T ;
Brown, RB .
WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2001, :3-14
[7]   Debug support strategy for systems-on-chips with multiple processor cores [J].
Hopkins, ABT ;
McDonald-Maier, KD .
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) :174-184
[8]  
IEEE-ISTO, 2003, NEX 5001 FOR STAND G
[9]  
Infineon, 2001, USERS MANUAL
[10]   An embedded multi-resolution AMBA trace Analyzer for microprocessor-based SoC integration [J].
Kao, Chung-Fu ;
Huang, Ing-Jer ;
Lin, Chi-Hung .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :477-+