Effect of low-k dielectric on stress and stress-induced damage in Cu interconnects

被引:65
作者
Paik, JM
Park, H
Joo, YC
机构
[1] Seoul Natl Univ, Sch Mat Sci & Engn, Seoul 151744, South Korea
[2] Seoul Natl Univ, Ctr Microstruct Sci Mat, Seoul 151744, South Korea
[3] Seoul Natl Univ, Res Inst Adv Mat, Seoul 151744, South Korea
关键词
damascene Cu; stress; low-k; FEM;
D O I
10.1016/j.mee.2004.02.094
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effect of low-k materials on the stress and stress distribution in via-line structures of dual damascene Cu interconnects were analyzed using three-dimensional finite element analysis. For this purpose, via-line structures incorporating two different dielectric materials, tetraethyl orthosilicate (TEOS) and organic polymer-based low-k materials, were investigated. In the case of TEOS, which has a relatively low coefficient of thermal expansion (CTE) and a high elastic modulus, hydrostatic stress was concentrated at the via and the top of the lines, where it was suspected that the void should nucleate. On the other hand, in the via-line structures integrated with organic low-k materials, which have higher CTE and very low Young's modulus, large von Mises stress is maintained at the via, and thus the deformation of the via, rather than voiding, is the anticipated main failure mode. A good correlation between the FEM prediction and experimentally observed failure was obtained in the different dielectric materials. (C) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:348 / 357
页数:10
相关论文
共 45 条
  • [1] Microstructural characterization of inlaid copper interconnect lines
    Besser, PR
    Zschech, E
    Blum, W
    Winter, D
    Ortega, R
    Rose, S
    Herrick, M
    Gall, M
    Thrasher, S
    Tiner, M
    Baker, B
    Braeckelmann, G
    Zhao, L
    Simpson, C
    Capasso, C
    Kawasaki, H
    Weitzman, E
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2001, 30 (04) : 320 - 330
  • [2] Mechanical stresses in aluminum and copper interconnect lines for 0.18 μm logic technologies
    Besser, PR
    Joo, YC
    Winter, D
    Van Ngo, M
    Ortega, R
    [J]. MATERIALS RELIABILITY IN MICROELECTRONICS IX, 1999, 563 : 189 - 199
  • [3] Brandes E.A., 1999, SMITHELLS METALS REF, V7th
  • [4] Void nucleation on a contaminated patch
    Clemens, BM
    Nix, WD
    Gleixner, RJ
    [J]. JOURNAL OF MATERIALS RESEARCH, 1997, 12 (08) : 2038 - 2042
  • [5] Coffin Jr L., 1963, MET ENG Q, V3, P15
  • [6] Fatigue reliability model of solder interconnects for first and second-level packaging
    Di Giacomo, G
    Li, L
    [J]. TWENTY THIRD IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1998, : 415 - 422
  • [7] EDELSTEIN D, 1997, ITN ELECT DEV M, V773
  • [8] Thermomechanical response and stress analysis of copper interconnects
    Ege, ES
    Shen, YL
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (10) : 1000 - 1011
  • [9] Integration of copper with an organic low-k dielectric in 0.12-μm node interconnect
    Fayolle, M
    Passemard, G
    Assous, M
    Louis, D
    Beverina, A
    Gobil, Y
    Cluzel, J
    Arnaud, L
    [J]. MICROELECTRONIC ENGINEERING, 2002, 60 (1-2) : 119 - 124