VLIW DSP for mobile applications

被引:21
|
作者
Kumura, T [1 ]
Ikekawa, M [1 ]
Yoshida, M [1 ]
Kuroda, I [1 ]
机构
[1] NEC Corp Ltd, Kawasaki, Kanagawa 213, Japan
关键词
D O I
10.1109/MSP.2002.1012346
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A general-purpose digital signal processor (DSP) core, the SPXK5 was developed. It was a four-way very long instruction word (VLIW) DSP core designed for multimedia applications on handheld terminals. The many low-power consumption features of the VLIW-based architectures made it possible for the SPXK5 to achieve both high performance and low-power consumption.
引用
收藏
页码:10 / 21
页数:12
相关论文
共 50 条
  • [31] Mapping of video decoder software on a VLIW DSP multiprocessor
    Freimann, A
    Brune, T
    Pirsch, P
    MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 : 67 - 78
  • [33] Design and analysis of a low power VLIW DSP core
    Chang, Chan-Hao
    Marculescu, Diana
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 167 - 172
  • [34] Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP
    Hong, KH
    Gan, WS
    Chong, YK
    Cheong, TF
    Tan, SH
    MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (07) : 311 - 324
  • [35] Simultaneous Multithreading VLIW DSP Architecture with Dynamic Dispatch Mechanism
    Shen, Zheng
    He, Hu
    Sun, Yihe
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 505 - 512
  • [36] Overlapped filtered multitone modulation and its optimization on VLIW DSP
    Silhavy, Pavel
    Krajsa, Ondrej
    Sysel, Petr
    Koutny, Martin
    PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (12A): : 145 - 149
  • [37] Minimizing leakage energy with modulo scheduling for VLIW DSP processors
    Wang, Meng
    Shao, Zili
    Liu, Hui
    Xue, Chun Jason
    DISTRIBUTED EMBEDDED SYSTEMS: DESIGN, MIDDLEWARE AND RESOURCES, 2008, : 111 - 120
  • [38] A low-cost VLIW DSP architecture for communication equipment
    Petit, L
    Legat, JD
    1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 278 - 281
  • [39] Latency-tolerant virtual cluster architecture for VLIW DSP
    Hsiao, Pi-Chen
    Lin, Tay-Jyi
    Liu, Chih-Wei
    Jen, Chein-Wei
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3506 - 3509
  • [40] DSP内核—VLIW与SIMD珠联璧合
    潘辑智
    电子产品世界, 2004, (09) : 45 - 45