共 50 条
- [31] Mapping of video decoder software on a VLIW DSP multiprocessor MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 : 67 - 78
- [33] Design and analysis of a low power VLIW DSP core IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 167 - 172
- [35] Simultaneous Multithreading VLIW DSP Architecture with Dynamic Dispatch Mechanism PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 505 - 512
- [36] Overlapped filtered multitone modulation and its optimization on VLIW DSP PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (12A): : 145 - 149
- [37] Minimizing leakage energy with modulo scheduling for VLIW DSP processors DISTRIBUTED EMBEDDED SYSTEMS: DESIGN, MIDDLEWARE AND RESOURCES, 2008, : 111 - 120
- [38] A low-cost VLIW DSP architecture for communication equipment 1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 278 - 281
- [39] Latency-tolerant virtual cluster architecture for VLIW DSP 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3506 - 3509