Energy efficient voltage scheduling for multi-core processors with software controlled dynamic voltage scaling

被引:18
作者
Mishra, Abhishek [1 ]
Tripathi, Anil Kumar [2 ]
机构
[1] Indian Inst Technol, Ctr Excellence Informat & Commun Technol, Jodhpur 342011, Rajasthan, India
[2] Banaras Hindu Univ, Indian Inst Technol, Dept Comp Engn, Varanasi 221005, Uttar Pradesh, India
关键词
Dynamic voltage scaling; Energy efficient scheduling; Integer linear programming; Multi-core processors; REAL-TIME TASKS; TEMPERATURE; PERFORMANCE;
D O I
10.1016/j.apm.2013.12.009
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Energy efficient voltage scheduling for multi-core processors is an important issue in the context of parallel and distributed computing. Dynamic voltage scaling (DVS) is used to reduce the energy consumption of cores. Nowadays processor vendors are providing software for DVS. We consider a system using a single multi-core processor with software controlled DVS having a finite set of discretely available core speeds. Our contribution to this work is solving a well-known energy efficient voltage scheduling problem on the considered system. The problem that we consider is to find a minimum energy voltage scheduling for a given computational load that has to be completed within a given deadline. First we show that the existing methods to solve this problem on other processor models fail to apply on our processor model. Then we formulate an Integer Program (IP) for the problem. Through a series of reductions we reduce the IP formulation of the problem into an Integer Linear Program (ILP) formulation and prove that the proposed IP for the problem can be solved in O(D(log(max(s(max), p) + 1) + qlog(Dp + 1)) + log(alpha ps(max)(3)D)(2q(4q + 3)log(max(Dp, C) + 2))(alpha 2q)) time where D is the given deadline, Cis the amount of computation that has to be completed within the deadline of D time units, p is the number of cores, q is the number of possible core speeds, s(max) is the maximum speed of cores, and cc and a are constants. (C) 2014 Elsevier Inc. All rights reserved.
引用
收藏
页码:3456 / 3466
页数:11
相关论文
共 41 条
[1]  
*ADV MICR DEV INC, 2000, AMD POWERNOW TECHN
[2]   Energy-efficient synthesis of periodic task systems upon identical multiprocessor platforms [J].
Anderson, JH ;
Baruah, SK .
24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, PROCEEDINGS, 2004, :428-435
[3]  
[Anonymous], 1979, Computers and Intractablity: A Guide to the Theory of NP-Completeness
[4]   Dynamic and aggressive scheduling techniques for power-aware real-time systems [J].
Aydin, H ;
Melhem, R ;
Mossé, D ;
Mejía-Alvarez, P .
22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2001, :95-105
[5]   Profile-based dynamic voltage scheduling using program checkpoints [J].
Azevedo, A ;
Issenin, I ;
Cornea, R ;
Gupta, R ;
Dutt, N ;
Veidenbaum, A ;
Nicolau, A .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, :168-175
[6]  
Bergamaschi Reinaldo, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P708
[7]  
Casazza J., 2009, First the tick, now the tock: Intel microarchitecture (nehalem)
[8]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[9]  
Chen J.J., 2004, ACM S APPL COMP, P834
[10]  
Chen JJ, 2005, LECT NOTES COMPUT SC, V3608, P338