A 0.2-V Three-Winding Transformer-Based DCO in 16-nm FinFET CMOS

被引:15
作者
Li, Chao-Chieh [1 ,2 ]
Yuan, Min-Shueh [1 ]
Lin, Yu-Tso [1 ]
Liao, Chia-Chun [1 ]
Chang, Chih-Hsien [1 ]
Staszewski, Robert Bogdan [2 ]
机构
[1] Taiwan Semicond Mfg Co, Mixed Signal Design Dept, Hsinchu 30077, Taiwan
[2] Univ Coll Dublin, Sch Elect & Elect Engn, Dublin D04, Ireland
基金
爱尔兰科学基金会;
关键词
Digitally controlled oscillator (DCO); energy harvesting; transformer; trifilar; FinFET; DC converter; voltage booster;
D O I
10.1109/TCSII.2020.2989415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, we introduce a 3.2-4 GHz three-winding transformer-based class-F digitally controlled oscillator (DCO) with a DC-DC booster for energy harvesting applications. A pi-model is adopted for this multi-turn transformer to analyze its impedance transformation and overall loop gain. The trifilar coil generates large passive voltage loop gain, allowing the DCO supply voltage of 0.2 V to be even lower than the threshold voltage of transistors without any performance degradation. Due to the gate/drain isolation as well as smaller voltage-dependent capacitance in advanced FinFET technology, this brief achieves very low supply frequency pushing of 38 MHz/V. The switched capacitor placed at the tertiary winding can reach very fine resolution of 1.3 kHz due to the impedance transformations and source degeneration. The bias and control voltages of nearly zero power are generated with a switched-capacitor based DC-DC converter and a ring-based non-overlapped clock generator.
引用
收藏
页码:2878 / 2882
页数:5
相关论文
共 13 条
[1]   A Class-F CMOS Oscillator [J].
Babaie, Masoud ;
Staszewski, Robert Bogdan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) :3120-3133
[2]  
Fanori L, 2013, ISSCC DIG TECH PAP I, V56, P346, DOI 10.1109/ISSCC.2013.6487763
[3]  
Hsu S.-P., 1979, THESIS
[4]   An All-Digital PLL for Cellular Mobile Phones in 28-nm CMOS with-55 dBc Fractional and-91 dBc Reference Spurs [J].
Kuo, Feng-Wei ;
Babaie, Masoud ;
Chen, Huan-Neng Ron ;
Cho, Lan-Chou ;
Jou, Chewn-Pu ;
Chen, Mark ;
Staszewski, Robert Bogdan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) :3756-3768
[5]   Ultra-low-voltage high-performance CMOS VCOs using transformer feedback [J].
Kwok, KC ;
Luong, HC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) :652-660
[6]   All-Digital PLL for Bluetooth Low Energy Using 32.768-kHz Reference Clock and ≤0.45-V Supply [J].
Li, Chao-Chieh ;
Yuan, Min-Shueh ;
Liao, Chia-Chun ;
Lin, Yu-Tso ;
Chang, Chih-Hsien ;
Staszewski, Robert Bogdan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (12) :3660-3671
[7]  
Li CC, 2017, ISSCC DIG TECH PAP I, P332, DOI 10.1109/ISSCC.2017.7870396
[8]   A 0.0129 mm2 DPLL With 1.6∼2.0 ps RMS Period Jitter and 0.25-to-2.7 GHz Tunable DCO Frequency Range in 55-nm CMOS [J].
Luo, Zhihong ;
Wang, Guoxing ;
Yousef, Khalil ;
Lau, Benjamin ;
Lian, Yong ;
Heng, Chun-Huat .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (12) :1844-1848
[9]  
Murphy D, 2016, ISSCC DIG TECH PAP I, V59, P44, DOI 10.1109/ISSCC.2016.7417898
[10]  
Murphy D, 2015, ISSCC DIG TECH PAP I, V58, P442, DOI 10.1109/ISSCC.2015.7063116