High-mobility strained-Si PMOSFET's

被引:113
作者
Nayak, DK
Goto, K
Yutani, A
Murota, J
Shiraki, Y
机构
[1] TOHOKU UNIV,ELECT COMMUN RES INST,SENDAI,MIYAGI 980,JAPAN
[2] UNIV TOKYO,RCAST,TOKYO 153,JAPAN
关键词
D O I
10.1109/16.536817
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Operation and fabrication of a new high channel-mobility strained-Si PMOSFET are presented. The growth of high-quality strained Si layer on completely relaxed, step-graded, SiGe buffer layer is demonstrated by gas source MBE. The strained-Si layer is characterized by double crystal X-ray diffraction, photoluminescence, and transmission electron microscopy. The operation of a PMOSFET is shown by device simulation and experiment. The high-mobility strained-Si PMOSFET is fabricated on strained-Si, which is grown epitaxially on a completely relaxed step-graded Si0.82Ge0.18 buffer layer on Si(100) substrate. At high vertical fields (high \V-g\), the channel mobility of the strained-Si device is found to be 40% and 200% higher at 300 K and 77 K, respectively, compared to those of the bulk Si device. In the case of the strained-Si device, degradation of channel mobility due to Si/SiO2 interface scattering is found to be more pronounced compared to that of the bulk Si device. Carrier confinement at the type-II strained-Si/SiGe-buffer interfaces clearly demonstrated from device transconductance and C-V measurements at 300 K and 77 K.
引用
收藏
页码:1709 / 1716
页数:8
相关论文
共 50 条
  • [21] Power analysis of strained-Si device s/circuits
    Kim, K
    Joshi, RV
    Chuang, CT
    SOLID-STATE ELECTRONICS, 2004, 48 (08) : 1453 - 1460
  • [22] High performance power MOSFETs with strained-Si channel
    Cho, YK
    Kwon, SK
    Jung, HB
    Kim, JD
    PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2005, : 191 - 194
  • [23] Contact metallization on strained-Si
    Saha, AR
    Chattopadhyay, S
    Maiti, CK
    SOLID-STATE ELECTRONICS, 2004, 48 (08) : 1391 - 1399
  • [24] Simulation and modelling of transport properties in strained-Si and strained-Si/SiGe-on-insulator MOSFETs
    Roldán, JB
    Gámiz, F
    SOLID-STATE ELECTRONICS, 2004, 48 (08) : 1347 - 1355
  • [25] Doping dependence of the mobility enhancement in surface-channel strained-Si layers
    Vasileska, D
    Formicone, G
    Ferry, DK
    NANOTECHNOLOGY, 1999, 10 (02) : 147 - 152
  • [26] Effect of strained-Si layer thickness on dislocation distribution and SiGe relaxation in strained-Si/SiGe heterostructures
    Lu, Jinggang
    Rozgonyi, George
    Seacrist, Mike
    Chaumont, Michelle
    Campion, Alan
    JOURNAL OF APPLIED PHYSICS, 2008, 104 (07)
  • [27] Electron mobility modeling in strained-Si n-MOSFETs using TCAD
    Dash, Tara Prasanna
    Das, Sanghamitra
    Pradhan, Diana
    Nanda, Rajib K.
    2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,
  • [28] Experimental examination and physical understanding of the Coulomb scattering mobility in strained-Si nMOSFETs
    Weber, Olivier
    Takagi, Shinichi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (09) : 2386 - 2396
  • [29] Advanced SOI MOSFET's with strained-Si/SiGe heterostructures
    Mizuno, T
    Sugiyama, N
    Kurobe, A
    Takagi, S
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (10): : 1423 - 1430
  • [30] A Compact Model of Channel Electron Mobility for Nano Scale Strained-Si nMOSFET
    Li Xiaojian
    Tan Yaohua
    Tian Lilin
    2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 504 - 508