Low-cost fixed-width squarer by using probability-compensated circuit

被引:2
作者
Chen, Yuan-Ho [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Informat & Comp Engn, Zhongli City 320, Taiwan
关键词
BOOTH-FOLDING TECHNIQUE; DESIGN;
D O I
10.1049/el.2014.1058
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple and uniform compensated bias for a fixed-width squarer is proposed. By employing the expected value of truncation parts, truncation errors can be efficiently alleviated. The proposed squarer derives a simple compensated bias and achieves a small area. The results show that the proposed squarer achieves low-cost, high-accuracy performance and yields higher values than previous designs do, particularly regarding the value of accuracy divided by the area-delay product.
引用
收藏
页码:795 / 796
页数:2
相关论文
共 5 条
[1]   Parallel squarer design using pre-calculated sums of partial products [J].
Cho, K. -J. ;
Chung, J. -G. .
ELECTRONICS LETTERS, 2007, 43 (25) :1414-1416
[2]   Low error fixed-width two's complement squarer design using Booth-folding technique [J].
Cho, K.-J. ;
Chung, J.-G. .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (04) :414-422
[3]  
Cho KJ, 2006, CONF REC ASILOMAR C, P1721
[4]   Parallel squarer using Booth-folding technique [J].
De Caro, D ;
Strollo, AGM .
ELECTRONICS LETTERS, 2001, 37 (06) :346-347
[5]   VLSI implementation of 350MHz 0.35μm 8 bit merged squarer [J].
Kolagotla, RK ;
Griesbach, WR ;
Srinivas, HR .
ELECTRONICS LETTERS, 1998, 34 (01) :47-48