A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance

被引：0
|
作者：
Baruah, Ratul Kumar [1 ]
Paily, Roy P. [1 ]
机构：
[1] Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati, Assam, India
来源：
VLSI DESIGN AND TEST, VDAT 2013 | 2013年 / 382卷
关键词：
Double-gate junctionless transistor (DGJLT); dual material double-layer gate stack (DM-DGS); intrinsic gain; unity gain frequency; workfunction; SON MOSFET; ARCHITECTURE; IMPACT;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a simulation study of analog circuit performance parameters of a dual material double-layer gate stack (high-k/SiO2) (DM-DGS) symmetric double-gate junctionless transistor (DGJLT). The characteristics are demonstrated and compared with dual material gate (DMG) DGJLT and single material (conventional) gate (SMG) DGJLT. DMG DGJLT present superior transconductance (G(m)), early voltage (V-EA) and intrinsic gain (G(m)R(O)) compared to SMG DGJLT. These parameters are further improved for DM-DGS DGJLT and it can be attributed to their better gate control on the channel region.
引用
收藏
页码：118 / 127
页数：10
相关论文
共 50 条
  • [41] A Holistic Approach on Junctionless Dual Material Double Gate (DMDG) MOSFET with High k Gate Stack for Low Power Digital Applications
    S. Darwin
    T. S. Arun Samuel
    Silicon, 2020, 12 : 393 - 403
  • [42] A Holistic Approach on Junctionless Dual Material Double Gate (DMDG) MOSFET with High k Gate Stack for Low Power Digital Applications
    Darwin, S.
    Arun Samuel, T. S.
    SILICON, 2020, 12 (02) : 393 - 403
  • [43] Gate-All-Around Charge Plasma-Based Dual Material Gate-Stack Nanowire FET for Enhanced Analog Performance
    Singh, Sarabdeep
    Raman, Ashish
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 3026 - 3032
  • [44] A Graded Channel Dual-Material Gate Junctionless MOSFET for Analog Applications
    Pathak, Varsha
    Saini, Gaurav
    6TH INTERNATIONAL CONFERENCE ON SMART COMPUTING AND COMMUNICATIONS, 2018, 125 : 825 - 831
  • [45] A charge-plasma-based dual-metal-gate recessed-source/drain dopingless junctionless transistor with enhanced analog and RF performance
    Verma, Prateek Kishor
    Verma, Yogesh Kumar
    Mishra, Varun
    Gupta, Santosh Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (03) : 1085 - 1099
  • [46] A pseudo 2-D surface potential model of a dual material double gate junctionless field effect transistor
    Ashutosh Kumar Agrawal
    P. N. V. R. Koutilya
    M. Jagadesh Kumar
    Journal of Computational Electronics, 2015, 14 : 686 - 693
  • [47] A charge-plasma-based dual-metal-gate recessed-source/drain dopingless junctionless transistor with enhanced analog and RF performance
    Prateek Kishor Verma
    Yogesh Kumar Verma
    Varun Mishra
    Santosh Kumar Gupta
    Journal of Computational Electronics, 2020, 19 : 1085 - 1099
  • [48] Improved analog/RF performance of double gate junctionless MOSFET using both gate material engineering and drain/source extensions
    Chebaki, E.
    Djeffal, F.
    Ferhati, H.
    Bentrcia, T.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 92 : 80 - 91
  • [49] Analytical Modeling and Performance Analysis for Symmetric Double Gate Stack-Oxide Junctionless Field Effect Transistor in Subthreshold Region
    Fabiha, Raisa
    Saha, Chinmoy Nath
    Islam, Md. Shafiqul
    2017 IEEE REGION 10 HUMANITARIAN TECHNOLOGY CONFERENCE (R10-HTC), 2017, : 310 - 313
  • [50] A pseudo 2-D surface potential model of a dual material double gate junctionless field effect transistor
    Agrawal, Ashutosh Kumar
    Koutilya, P. N. V. R.
    Kumar, M. Jagadesh
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) : 686 - 693
12345