Design and Analysis of a New Evaluation Circuit for Capacitors Used in a High-Power Three-Phase Inverter

被引：23

作者：

Hasegawa, Kazunori ^{[1
]}

Omura, Ichiro ^{[1
]}

Nishizawa, Shin-ichi ^{[1
,2
]}

机构：

[1] Kyushu Inst Technol, Kitakyushu, Fukuoka 8080196, Japan

[2] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki 3058568, Japan

来源：

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS | 2016年 / 63卷 / 05期

关键词：

DC-link capacitors; high-power density; reliability; three-phase inverters; FILM CAPACITORS; SYSTEM;

D O I：

10.1109/TIE.2015.2511097

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

DC-link capacitors in power electronic converters are a major constraint on improvement of power density as well as reliability. Evaluation of the dc-link capacitors in terms of power loss, ageing, and failure rate will play an important role in design stages of the next-generation power converters. This paper proposes a new evaluation circuit for dc-link capacitors used in a high-power three-phase inverter, which is intended for testing power loss, failure rate, ageing, and so on. The evaluation circuit produces a practical ripple current waveform and a dc bias voltage into a capacitor under test, in which the ripple current is equivalent to that generated by the three-phase inverter on the dc link. The evaluation circuit employs a full-scale current-rating and downscaled voltage-rating inverter for producing the ripple current, so that the power rating of the evaluation circuit is much smaller than that of a full-scale current-rating and full-scale voltage-rating inverter. Theoretical analysis and simulated results verify the effectiveness of new evaluation circuit.

引用

页码：2679 / 2687

页数：9

共 24 条

[11] Analysis and design of a DC voltage-controlled static var compensator using quad-series voltage-source inverters [J].

Fujita, H ;

Tominaga, S ;

Akagi, H .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1996, 32 (04) :970-978

[12]

Harada K., 1993, IEEE Transactions on Power Electronics, V8, P355, DOI 10.1109/63.261004

[13] PWM converter power density barriers [J].

ETH Zurich, Power Electronic Systems Laboratory, Physikstrasse 3, 8092 Zurich, Switzerland ;

不详 .

IEEJ Trans. Ind Appl., 2008, 4 (468-480+15) :468-480+15

[14] Metallized polymer film capacitors ageing law based on capacitance degradation [J].

Makdessi, M. ;

Sari, A. ;

Venet, P. .

MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) :1823-1827

[15] Accelerated Ageing of Metallized Film Capacitors Under High Ripple Currents Combined With a DC Voltage [J].

Makdessi, Maawad ;

Sari, Ali ;

Venet, Pascal ;

Bevilacqua, Pascal ;

Joubert, Charles .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (05) :2435-2444

[16] A General Analytical Method for Calculating Inverter DC-Link Current Harmonics [J].

McGrath, Brendan Peter ;

Holmes, Donald Grahame .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2009, 45 (05) :1851-1859

[17]

McLyman W.T., 1988, TRANSFORMER INDUCTOR, V2nd

[18]

Miller JM, 2012, IEEE ENER CONV, P2157, DOI 10.1109/ECCE.2012.6342448

[19]

Nichicon Corporation, GEN DESCR AL EL CAP

[20] A decision system for electrolytic capacitors diagnosis [J].

Ondel, O ;

Boutleux, E ;

Venet, P .

PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :4360-4364

← 1 2 3 →