The solder on rubber (SOR) interconnection design and its reliability assessment based on shear strength test and finite element analysis

被引:9
作者
Yew, M. C.
Chou, C. Y.
Huang, C. S.
Yang, W. K.
Chiang, K. N. [1 ]
机构
[1] Natl Tsing Hua Univ, PME Adv Packaging Res Ctr, Adv Microsyst Packaging & Nanomech Res Lab, Hsinchu, Taiwan
[2] Adv Chip Engn Technol Inc, Hsinchu 303, Taiwan
关键词
D O I
10.1016/j.microrel.2006.07.084
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel chip-on-metal structure of the advanced wafer level chip scale package (WLCSP) which has the capability of redistributing the electrical circuit is proposed in this study. In the WLCSP, the solder on rubber (SOR) design expands the chip area and also provides a buffer layer for the deformation energy from the coefficient of thermal expansion (CTE) mismatch. By using the solder ball shear test, the stress/strain-released behavior in the SOR structure is investigated in this research. On the other hand, a three-dimensional nonlinear finite element (FE) model for the ball shear test is established to assist the design of the package. The force-displacement curves from the FE analysis are compared with the experimental results to demonstrate the accuracy of the simulation. Likewise, the issue from element mesh density is also discussed herein. The investigation reveals that the SOR structure could highly decrease the damage in solder bumps from the ball shear test. Furthermore, the transferred stress/strain in the interconnect near the contact pad could be diminished through a suitable layout of redistribution lines.
引用
收藏
页码:1874 / 1879
页数:6
相关论文
共 13 条
[1]  
Belytschko T., 2013, NONLINEAR FINITE ELE
[2]  
BRAKKE KA, 1992, SURFACE FUNCTIONAL A, V1, P141
[3]   Improvements of solder ball shear strength of a wafer-level CSP using a novel Cu stud technology [J].
Chang, KC ;
Chiang, KN .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (02) :373-382
[4]   Solder joint reliability analysis of a wafer-level CSP assembly with CU studs formed on solder pads [J].
Chang, KC ;
Chiang, KN .
JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2003, 26 (04) :467-479
[5]  
ERICH R, 1999, P 24 IEEE CPMT INT E, P16
[6]   SuperCSP™ [J].
Kawahara, T .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02) :215-219
[7]   Analysis on solder ball shear testing conditions with a simple computational model [J].
Lee, SWR ;
Huang, XJ .
SOLDERING & SURFACE MOUNT TECHNOLOGY, 2002, 14 (01) :45-48
[8]  
Lee SWR, 2000, ELEC COMP C, P868, DOI 10.1109/ECTC.2000.853264
[9]   Design and analysis of wafer-level CSP with a double-pad structure [J].
Lin, JC ;
Cheng, HC ;
Chiang, KN .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2005, 28 (01) :117-126
[10]  
*SST INC, 2000, JEDEC STAND SOL STAT