A hardware algorithm for modular division based on the extended euclidean algorithm

被引:0
作者
Takagi, N
机构
关键词
Euclidean algorithm; hardware algorithm; modular arithmetic; modular division; redundant representation;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A hardware algorithm for modular division is proposed. It is based on the extended Euclidean algorithm (EEA). The procedure for finding the multiplicative inverse in EEA is modified so that it calculates the quotient. Modular division is carried out through iteration of simple operations, such as shifts and additions. A redundant binary representation is employed so that additions are performed without carry propa- gation. An n-bit modular division is carried out in O(n) clock cycles. The length of each clock cycle is constant independent of n. A modular divider based on the algorithm has a bit-slice structure and is suitable for VLSI implementation.
引用
收藏
页码:1518 / 1522
页数:5
相关论文
共 6 条