Multiplier-free bandpass channelizer for undersampled applications

被引:1
|
作者
Santraine, A [1 ]
Leprince, S [1 ]
Taylor, F [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
channelizer; embedded processor; number theory; undersamping;
D O I
10.1109/LSP.2004.835478
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today, there is a strong motivation to increase the digital content of low-power wireless transceivers. Direct data conversion is often not possible, or practical, at high radio frequencies. In such instances, undersampling analog-to-digital converters (ADCs) are often used to alias information, residing above the ADC's Nyquist frequency, down to baseband as a set of nonoverlapping subbands. In this paper a low-complexity, programmable, band-selectable channelizer (a.k.a., digital downconverter) is presented that can efficiently access specific subbands; from an undersampled signal space.
引用
收藏
页码:904 / 907
页数:4
相关论文
共 50 条
  • [1] Multiplier-free bandpass filter-based channelizer
    Noh, Siwoo
    Kwon, Ohbong
    Taylor, Fred
    2006 IEEE International Conference on Acoustics, Speech and Signal Processing, Vols 1-13, 2006, : 4179 - 4182
  • [2] Multiplier-free feedforward networks
    Khan, AH
    PROCEEDING OF THE 2002 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, 2002, : 2698 - 2703
  • [3] The Decimator with Multiplier-free Realizations for High Precision ADC Applications
    Yao, Yiwu
    Zhang, Kailiang
    Chen, Hongming
    Cheng, Yuhua
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [4] Multiplier-free filters for wideband SAR
    Dall, J
    Christensen, EL
    IGARSS 2001: SCANNING THE PRESENT AND RESOLVING THE FUTURE, VOLS 1-7, PROCEEDINGS, 2001, : 1568 - 1570
  • [6] A hierarchical multiplier-free architecture for HEVC transform
    Chunxiao Fan
    Fu Li
    Guangming Shi
    Yi Niu
    Fei Qi
    Xuemei Xie
    Dandan Jiao
    Multimedia Tools and Applications, 2017, 76 : 997 - 1015
  • [7] A hierarchical multiplier-free architecture for HEVC transform
    Fan, Chunxiao
    Li, Fu
    Shi, Guangming
    Niu, Yi
    Qi, Fei
    Xie, Xuemei
    Jiao, Dandan
    MULTIMEDIA TOOLS AND APPLICATIONS, 2017, 76 (01) : 997 - 1015
  • [8] Computationally Efficient Multiplier-Free Fir Filter Design
    Dolecek, Gordana Jovanovic
    Mitra, Sanjit K.
    COMPUTACION Y SISTEMAS, 2007, 10 (03): : 251 - 267
  • [9] Realization of pipelined multiplier-free FIR digital filter
    Dawoud, D.S.
    IEEE AFRICON Conference, 1999, 1 : 335 - 338
  • [10] Multiplier-Free Divide, Square Root, and Log Algorithms
    Auger, Francois
    Luo, Zhen
    Feuvrie, Bruno
    Li, Feng
    IEEE SIGNAL PROCESSING MAGAZINE, 2011, 28 (04) : 122 - 126