Nonvolatile Static Random Access Memory Using Magnetic Tunnel Junctions with Current-Induced Magnetization Switching Architecture

被引:47
作者
Yamamoto, Shuu'ichirou [1 ,4 ]
Sugahara, Satoshi [2 ,3 ,4 ]
机构
[1] Tokyo Inst Technol, Dept Informat Proc, Yokohama, Kanagawa 2268502, Japan
[2] Tokyo Inst Technol, Imaging Sci & Engn Lab, Yokohama, Kanagawa 2268503, Japan
[3] Tokyo Inst Technol, Dept Elect & Appl Phys, Yokohama, Kanagawa 2268502, Japan
[4] Japan Sci & Technol Agcy, CREST, Kawaguchi, Saitama 3320012, Japan
关键词
ROOM-TEMPERATURE; MAGNETORESISTANCE; PROCESSOR; DEVICES; FUTURE; SRAM; RAM;
D O I
10.1143/JJAP.48.043001
中图分类号
O59 [应用物理学];
学科分类号
摘要
We propose and computationally analyze a nonvolatile static random access memory (NV-SRAM) cell using magnetic tunnel junctions (MTJs) with magnetic-field-free current-induced magnetization switching (CIMS) architecture. A pair of MTJs connected to the storage nodes of a standard SRAM cell with CIMS architecture enables fully electrical store and restore operations for nonvolatile logic information. A wide range of tunneling magnetoresistance (TMR) ratios and V-half (the bias voltage when the TMR ratio is reduced to half its original value) values are acceptable for the operation of the proposed NV-SRAM cell. Successful operation can be easily achieved when moderate TMR and V-half values such as 100% and 100 mV, respectively, are used. The proposed NV-SRAM is expected to be a key component of next-generation power-gating logic systems with extremely low static-power dissipation. (C) 2009 The Japan Society of Applied Physics
引用
收藏
页数:7
相关论文
共 38 条
  • [1] ABE K, 2005, TECHN P 2005 NSTI NA, V3, P203
  • [2] [Anonymous], P IEEE COMP SOC ANN
  • [3] *DEV GROUP UC BERK, BERK PRED TECHN MOD
  • [4] Spin-transfer effects in nanoscale magnetic tunnel junctions
    Fuchs, GD
    Emley, NC
    Krivorotov, IN
    Braganca, PM
    Ryan, EM
    Kiselev, SI
    Sankey, JC
    Ralph, DC
    Buhrman, RA
    Katine, JA
    [J]. APPLIED PHYSICS LETTERS, 2004, 85 (07) : 1205 - 1207
  • [5] Electrical properties of nonvolatile latches for new logic application
    Fujimori, Y
    Nakamura, T
    Takasu, H
    [J]. INTEGRATED FERROELECTRICS, 2002, 47 : 71 - 78
  • [6] Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip
    Gallagher, WJ
    Parkin, SSP
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (01) : 5 - 23
  • [7] GEORGE V, 2007, S HIGH PERF CHIPS
  • [8] Magnetic flip flops for space applications
    Hass, K. J.
    Donohoe, G. W.
    Hong, Y. -K.
    Choi, B. C.
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 2006, 42 (10) : 2751 - 2753
  • [9] Current-driven magnetization switching in CoFeB/MgO/CoFeB magnetic tunnel junctions
    Hayakawa, J
    Ikeda, S
    Lee, YM
    Sasaki, R
    Meguro, T
    Matsukura, F
    Takahashi, H
    Ohno, H
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2005, 44 (37-41): : L1267 - L1270
  • [10] Dependence of giant tunnel magnetoresistance of sputtered CoFeB/MgO/CoFeB magnetic tunnel junctions on MgO barrier thickness and annealing temperature
    Hayakawa, J
    Ikeda, S
    Matsukura, F
    Takahashi, H
    Ohno, H
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2005, 44 (16-19): : L587 - L589