Design and VLSI Implementation of a Robot Navigation Processor deploying CORDIC based Anti-collission Algorithm with RFID Technology

被引：0

作者：

Roy, Subhashis ^{[1
]}

Bag, Joyashree ^{[1
]}

Sarkar, Subir Kumar ^{[1
]}

机构：

[1] Jadavpur Univ, Dept ETCE, Kolkata, India

来源：

2014 Annual IEEE India Conference (INDICON) | 2014年

关键词：

Robot Navigation processor; RFID Technology; CORDIC algorithm; Anticollision; RTL schematic; FPGA; SYSTEM;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Design of a multiplier-less Robot navigation processor with anti-collision and Coordinate Rotation Digital Computer (CORDIC) based algorithm has been presented. The processor, deploying low power wireless Radio Frequency Identification Detection (RFID) technology has been implemented as an efficient VLSI architecture. The hardware of the processor has been realized up to RTL schematic level and fits into a single chip. Xilinx ISE 14.3 design simulation tool and KINTEX-7 FPGA kit have been used for implementation purpose. The performance of the proposed processor has been compared with the existing processor and it reveals improvement in terms of speed, hardware requirement and delay.

引用

页数：6

共 12 条

[1]

bag Joyashree, 2012, INT J VLSI DESIGN C, V3, P51

[2]

BETGEBREZETZ S, 1994, IEEE INT CONF ROBOT, P730, DOI 10.1109/ROBOT.1994.351400

[3] Architectural design and FPGA implementation of radix-4 CORDIC processor [J].