High-Speed and Unified ECC Processor for Generic Weierstrass Curves over GF(p) on FPGA

被引:38
作者
Awaludin, Asep Muhamad [1 ]
Larasati, Harashta Tatimma [1 ,2 ]
Kim, Howon [1 ]
机构
[1] Pusan Natl Univ, Sch Comp Sci & Engn, Busan 609735, South Korea
[2] Inst Teknol Bandung, Sch Elect Engn & Informat, Bandung 40116, Indonesia
基金
新加坡国家研究基金会;
关键词
elliptic curves cryptography (ECC); high speed implementation; unified; Montgomery multiplication; field-programmable gate array (FPGA);
D O I
10.3390/s21041451
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
In this paper, we present a high-speed, unified elliptic curve cryptography (ECC) processor for arbitrary Weierstrass curves over GF(p), which to the best of our knowledge, outperforms other similar works in terms of execution time. Our approach employs the combination of the schoolbook long and Karatsuba multiplication algorithm for the elliptic curve point multiplication (ECPM) to achieve better parallelization while retaining low complexity. In the hardware implementation, the substantial gain in speed is also contributed by our n-bit pipelined Montgomery Modular Multiplier (pMMM), which is constructed from our n-bit pipelined multiplier-accumulators that utilizes digital signal processor (DSP) primitives as digit multipliers. Additionally, we also introduce our unified, pipelined modular adder/subtractor (pMAS) for the underlying field arithmetic, and leverage a more efficient yet compact scheduling of the Montgomery ladder algorithm. The implementation for 256-bit modulus size on the 7-series FPGA: Virtex-7, Kintex-7, and XC7Z020 yields 0.139, 0.138, and 0.206 ms of execution time, respectively. Furthermore, since our pMMM module is generic for any curve in Weierstrass form, we support multi-curve parameters, resulting in a unified ECC architecture. Lastly, our method also works in constant time, making it suitable for applications requiring high speed and SCA-resistant characteristics.
引用
收藏
页码:1 / 20
页数:20
相关论文
共 42 条
[1]   Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields [J].
Alrimeih, Hamad ;
Rakhmatov, Daler .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) :2661-2674
[2]   Flexible FPGA-Based Architectures for Curve Point Multiplication over GF(p) [J].
Amiet, Dorian ;
Curiger, Andreas ;
Zbinden, Paul .
19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, :107-114
[3]  
[Anonymous], 2010, 5639 RFC
[4]  
[Anonymous], 2018, Xilinx-7 Series DSP48E1 Slice
[5]   A Fully RNS based ECC Processor [J].
Asif, Shahzad ;
Hossain, Md Selim ;
Kong, Yinan ;
Abdul, Wadood .
INTEGRATION-THE VLSI JOURNAL, 2018, 61 :138-149
[6]  
Bajard J.C., P INT C SMART CARD R, P139
[7]  
Blake-Wilson S., 2006, RFC 4492 (Informational)
[8]   Efficient Algorithms for Supersingular Isogeny Diffie-Hellman [J].
Costello, Craig ;
Longa, Patrick ;
Naehrig, Michael .
ADVANCES IN CRYPTOLOGY - CRYPTO 2016, PT I, 2016, 9814 :572-601
[9]  
Devlin B., 2019, BLOCKCHAIN ACCELERAT
[10]   High-Speed ECC Processor Over NIST Prime Fields Applied With Toom-Cook Multiplication [J].
Ding, Jinnan ;
Li, Shuguo ;
Gu, Zhen .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (03) :1003-1016