Drain Current and Switching Speed of the Double-Pole Four-Throw RF CMOS Switch

被引:0
作者
Srivastava, Viranjay M. [1 ]
Singh, G. [1 ]
Yadav, K. S. [2 ]
机构
[1] Jaypee Univ Informat Technol, Dept Elect & Commun Engn, Solan 173234, India
[2] CEERI, VLSI Design Grp, Pilani 333031, Rajasthan, India
来源
2011 ANNUAL IEEE INDIA CONFERENCE (INDICON-2011): ENGINEERING SUSTAINABLE SOLUTIONS | 2011年
关键词
CMOS Switch; DP4T Switch; Drain current; Radio Frequency; RF Switch; Switching Speed; VLSI;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Established RF CMOS switch contains MOSFET in its main architecture with a 5.0 V of control voltage and required high value of resistance in circuitry of transceivers to detect the signal. To avoid the high value of control voltage and those resistances, we proposed a Double-Pole Four-Throw switch using RF CMOS technology and verified its performance interns of currents and switching speed. Also to provide a plurality of such switches, where the power and area could be reduced as compared to already existing transceiver switch configuration, which is simply a reduction of signal strength during transmission for RF. Our result shows that the peak output currents in these devices are around 0.387 mA and the switching speed is 30 - 31 ps.
引用
收藏
页数:5
相关论文
共 18 条
[1]  
[Anonymous], P INT C IEEE 2008
[2]   Analysis of options in double-gate MOS technology: A circuit perspective [J].
Cakici, Riza Tamer ;
Roy, Kaushik .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3361-3368
[3]  
Chang-Ho Lee, 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535), P1137
[4]  
Gidon Serge, 2005, P COMSOL MULT US C P, P1
[5]   RF Power Potential of 45 nm CMOS Technology [J].
Gogineni, Usha ;
del Alamo, Jesus A. ;
Putnam, Christopher .
2010 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, 2010, :204-+
[6]  
Gu Zeji, 2010, United States, Patent, Patent No. 7719383
[7]   Use of nano-scale double-gate MOSFETs in low-power tunable current mode analog circuits [J].
Hamed, Hesham F. A. ;
Kaya, Savas ;
Starzyk, Janusz A. .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 54 (03) :211-217
[8]  
Mekanand Piya, 2009, P 11 IEEE INT C ADV, P472
[9]   Design of high performance sense amplifier using independent gate control in sub-50nm double-gate MOSFET [J].
Mukhopadhyay, S ;
Mahmoodi, H ;
Roy, K .
6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, :490-495
[10]   RF SOI Switch FET Design and Modeling Tradeoffs for GSM Applications [J].
Parthasarathy, Shyam ;
Trivedi, Amit ;
Sirohi, Saurabh ;
Groves, Robert ;
Olsen, Michael ;
Chauhan, Yogesh S. ;
Carroll, Michael ;
Kerr, Dan ;
Tombak, Ali ;
Mason, Phil .
23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, :194-+