Board level reliability of chip scale packages

被引:0
作者
Hung, SC [1 ]
Zheng, PJ [1 ]
Chen, HN [1 ]
Lee, SC [1 ]
Lee, JJ [1 ]
机构
[1] Adv Semicond Engn Inc, Kaohsiung, Taiwan
来源
1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS | 1999年 / 3906卷
关键词
chip scale; Film EGA; TFBGA; mu BGA; BCC; thermal fatigue life; reliability;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As portable devices have become smaller thinner; lighter and more powerful in the recent years, the request of chip scale packages has become extremely, high. However since the packages have the characteristics of small and thin outline, fine pitch and high density the standoff of the solder interconnects becomes lower thus the compliance of the solder joints degrades. As a result, the second level reliability of chip scale packages becomes a major concern of adopting the packages into products. Assurance of board level reliability of a package is essential for applying it into products. This paper presents board level reliability data of several chip scale packages under thermal cyclic test. The packages are TFBGA, Film EGA, mu BGA and BCC. A small PBGA (15x15mm) will be tested as a benchmark. Both Film EGA and TFBGA (thin and fine pitch) packages are developed by ASE and have a die-up, wire-bonded and over-molded configuration. Between them, TFBGA uses a BT substrate, while Film EGA uses a polyimide substrate. The mu BGA and BCC (Bump Chip Carrier) were originally developed by Tessera and Fujitsu respectively and are currently under improvement by ASE. In this work, the board level reliability of the packages will be reported and compared Failure analyses of solder interconnects of the packages are performed and discussed Improvements of the thermal fatigue life of the solder joints are also suggested As of the date this paper is prepared (July 6(th), 99), all parts remain on rest.
引用
收藏
页码:571 / 580
页数:10
相关论文
共 14 条
[1]   Chip Scale Package (CSP) solder joint reliability and modeling [J].
Amagai, M .
1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, :260-268
[2]  
EJIM T, 1998, CHIP SCALE REV, P44
[3]  
Ghaffarian R., 1998, Surface Mount International Conference and Exposition. SMI 98. Proceedings, P59
[4]  
GHAFFARINA R, 1998, CHIP SCALE REV, P29
[5]  
Hong BZ, 1998, ELEC COMP C, P503, DOI 10.1109/ECTC.1998.678740
[6]  
HUNG SC, 520CHARBLRT981201 AS
[7]  
Johnson RW, 1999, CIRCUIT WORLD, V25, P27, DOI 10.1108/03056129910258306
[8]  
JUSC H, 1998, EL COMP TECHN C ECTC, P525
[9]  
Mei ZQ, 1999, CIRCUIT WORLD, V25, P18, DOI 10.1108/03056129910258252
[10]   Are we over designing for solder joint reliability? Field vs. accelerated conditions, realistic vs. specified requirements [J].
Syed, A ;
Doty, M .
49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, :111-117