共 14 条
- [1] Cheng KT, 2000, DES AUT CON, P142
- [2] Variation-tolerant, power-safe pattern generation [J]. IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (04): : 374 - 384
- [3] Survey of low-power testing of VLSI circuits [J]. IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (03): : 82 - 92
- [4] CONTROLLABILITY-OBSERVABILITY ANALYSIS OF DIGITAL CIRCUITS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (09): : 685 - 693
- [5] Test set compaction algorithms for combinational circuits [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 283 - 289
- [6] Kokrady AA, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P760
- [7] Lee J, 2008, DES AUT TEST EUROPE, P1014
- [8] Stuck-fault tests vs. actual defects [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 336 - 343
- [10] Sankaralingam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P35, DOI 10.1109/VTEST.2000.843824